University of Rajshahi Department of Computer Science and Engineering

B. Sc. (Engg) Part-II Odd Semester Examination 2021

Course: CSE-2111 (Digital System Design) Full Marks: 52.5

Duration: 3(Three) Hours

Answer 06(Six) questions taking any 03(Three) questions from each part

	Par	t-A	4.50
1.	 a) Explain weighted, non-weighted, and unit-distant examples. 		3
	b) Given two 8-bit 2's complement binary number C=A-B and verify the result by converting A, B, as	$A = (00101101)_2$ and $B = (11011010)_2$. Compute	
	c) How parity bit can be used for single-biterror detec	ction? Explain with an example.	1.25
2.	a) Draw a circuit diagram to implement an Exclusive	-OR gate using four NAND gates.	1.25 3.50
	b) Design a circuit diagram for converting BCD code c) Prove i) $y + x\bar{y}\bar{z} + xz = x + y$ and ii) $(x + y)z + y$	into 2-out-of-5 code.	4
		xy = y(x + 2) asing 2 = 3 = 3	. 3
3.	a) i) Write down the truth table for a half adder.ii) Derive the logic circuit from the truth table of a	half adder.	
	D 6.11 - 11- a inquit by using two half adde	rs .	3
	b) What is the basic difference between a parallel ada a 4-bit parallel adder.		
	c) Implement a logic circuit for a 1-bit comparator	r and draw its truth tableState the truth table and	2.75
	circuit diagram of a 1-bit binary comparator.		5
4.	 a) Design the circuit diagram of a BCD to 7-segment b) Implement the following Boolean expression 	decoder.	2.75
	$Y_{1} = AB + AC + AC$; $Y_{2} = AC + AC$; $Y_{3} = BC + AC$	BC;	1
	c) Write some typical applications of multiplexer and	demultiplexer.	
	a) Differentiate between i) combinational and	rt-B	3
5.	asynchronous logic circuits.		2
	b) Define setup time and hold time with necessary diac) ExplainDflip-flop with asynchronous Preset and C	ngram. Clear input signals with block diagram, truth table,	2 3.75
	and timing diagram.		
6.	a) Mention the different modes of operations of th	e shift register. Draw the block diagram of 4-bit	4.75
	serial input serial output shift register, discuss its of Draw the circuit diagram of a 4-bit serial in/parallel of	peration, and draw the truth table and wavelorms. out and parallel in/serial out shift registers.	4
	b) Classify counters in shift registers. Explain the op-	eration of Johnson Counter in brief.	
7.	a) Draw the HDL design flow.		2.25
, .	 b) State the Verilog HDL supported levels of abstract c) Write HDL code to implement a 4-to-2 line priority 	ion for designing digital circuits.	2.50
	,	L Mark	
8.	a) Explain the port connection rules of Verilog HDL.b) Define rise, fall, and turn-off delays with necessary	v diagram.	2 2.25
	c) Draw the timing diagram of the following simulate	y diagram. e module simulate; reg [3:0]V; wire X; comb_circuitct(X, V);	4.50
	module comb_circuit(x, v);	module simulate;	
	input [3:0]v;	reg [3:0]V; wire X;	
	output x; nor #5 (n,v[3],v[2]);	comb_circuitct(X, V); initial	
	and #10 (a,v[1],v[0]);	begin	
	xor #5 (x,n,a);	V = 4'00000;	
	endmodule	#25 V = 4'b0110; #25 V = 4'b0011;	
		#25 V = 4'b1011;	
		end	
		endmodule	

Department of Computer Science and Engineering

B. Sc. (Engg) Part-II Odd Semester Examination 2020

Course: CSE-2111 (Digital System Design)

Full Marks: 52.5


4.

Duration: 3 (Three) Hours

Answer 06 (Six) questions taking any 03 (Three) questions from each part


Part-A

		1
1	a) Why do we use binary number system instead of decimal number system in the digital devices?	2 7 5
1.	b) Represent (93) ₁₀ and (-93) ₁₀ as 8-bit i) Sign-Magnitude, ii) 1's complement, and iii) 2's Complement	2.75
	b) Represent (95)10 and (95)10 as 6-bit i) Sign-Magnitude, ii) 1 5 comprehensily	
	binary number.	5
	c) State the purpose of Hamming code for digital communication devices. Compute the data word with	
	hamming code for the original binary data word (10110010110) ₂ .	
		3
2.	a) Why NAND gate and NOR gate are called universal gate? Explain with necessary diagram.	3
	b) Prove i) $xy + \bar{x}z + yz = xy + \bar{x}z$ and ii) $\bar{x}\bar{y}\bar{z} + \bar{x}y\bar{z} + xy\bar{z} = \bar{x}\bar{z} + y\bar{z}$ using Boolean algebra	
	monartias	2.75
	properties. c) Simplify the Boolean function $F(A, B, C, D) = \sum (1,3,7,8,11,15)$ which has the don't care conditions:	2.75
	Simplify the Bookean function? (1,0,0,0,0) - Z(1,0,0,0,0,0)	
	d(A,B,C,D) = (0,2,5,9).	3.75
3.	a) Write HDL codes for 2x2-bit combinational array multiplier.	5.75
٥.	b) How to invoke a Verilog module from a VHDL module? Explain with an example of a mixed	3
	b) How to invoke a verified industrial and a visit and the second industrial and the second indu	
	language description or a full adder using 2 half adders.	



The circuit diagram for the JK flip-flop is given above.

a) Implement the above circuit diagram of JK flip-flop as a Verilog HDL module. 4.75 b) Use the above JK flip-flop module to implement the following 4-bit synchronous counter.



	enable Part-B	
		2.5
5.	a) Implement a full adder circuit using a 3-to-8 decoder.	2.3
	 b) How decoder can be used as de-multiplexer? c) How could we implement an 8-to-1 multiplexer using 2-to-1 multiplexer. 	2
	d) Distinguish between combinational and sequential logic circuit.	2.25
6	a) Compare between D latch and D flip-flop with timing diagram.	2.25
0.	b) Show the implementation of T flip-flop from D flip-flop.	2
	c) Show the circuit and timing diagram of a 4-bit bidirectional shift register.	4.5
7	a) What are advantages of synchronous counter over asynchronous counter?	2
٠.	b) Design a 4 bit synchronous counter for counting the following binary sequence:	6.75
	$0000 \rightarrow 0101 \rightarrow 1010 \rightarrow 0110 \rightarrow 1001 \rightarrow 0011 \rightarrow 1100 \rightarrow 1111 \rightarrow 0000$	
8.	a) How does the binary counter work as a frequency divider?	2
٠.	b) What is the frequency of the output of 8th FF when the input clock frequency is 512 KHz?	1.75
	c) What is full adder? Design a full adder circuit.	5

Depart of Computer Science and Engineering

B.Sc. Engg. Part-2 (Odd semester) Examination-2019
rse Title:: Digital System Design Course ID: CSE 2111


Course Title:: Digital System Design
Total time: 3 hours

Total Marks: 52.5

(Answer Any Six (06) questions taking Three from each section)

Section-A

- 1(a) Is a 32-bit ALU as fast as a 1-bit ALU? Explain your answer.
- (b) Explain, why carry look ahead adder is faster than a regular adder.
- (c) Draw the output signal of (i) D Latch and (ii) Master-slave JK Flip Flop for the following clock signals and respective Inputs:



(d) Consider the following clock signal and propagation delay of regular JK Flip Flop. Draw the output signal of that JK Flip Flop with clock signal when both J and K are set to 1 (high).

CLK 25 ms 25 ms Gate Delay 5 ms Gate Delay 5 ms

There are four air conditioners A, B, C and D in the department of Computer Science and Engineering located in the office, seminar library, digital lab and chairman's room. However, unfortunately, due to power constraint only one air conditioner can be in use at a time. Therefore, it requires to set the priory of using those air conditioners, priority is as follows, digital lab> seminar library > office > chairman's room. Design a proper priority encoder and complete the following truth table where output (XY) gives the binary codes assigned to the inputs depends on priority from highest to lowest as follows (11)> (10) >

(01) > (00).

Α	В	С	D	Х	Y
0	0	0	0		
0	0	0	1		
0	0	1	0		
0	0	1	1		
0	1	0	0		
0	1	0	1		
0	1	1	0		
0	1	1	1		

Α	В	С	D	Х	Y
1	0	0	0		
1	0	0	1		
1	0	1	0		
1	0	1	1		
1	1	0	0		
1	1	0	1		
1	1	1	0		
1	1	1	1		

- (b) An innovative student of the department of Computer Science developed a project where he recordsthe temperature of his class room in 16 different levels (0 ~15) and stores those values in a 4-bit Register. The chairman of the department becomes very interested to this project and has installed those devices in four different class rooms but unfortunately the chairman can watch only one data set from a room at a time. Design a multiplexer to help the chairman about what he wants. First draw the truth table for this problem and then draw the circuit diagram.
- The chairman of the department becomes happy when he finds that his students can show numerical digits on a 7-segment display as an output of a 4-bit Binary counter. He wants to use it in his office to count his 9 staffs while entering into office. The chairman observes that the device displays digits perfectly when it counts from 0 and then increases. Suddenly, chairman founds that it displays something unknown character on 7-segment display when count is more than 9. What was the problem in that design of that Binary to 7-segment decoder? In order to fix the problem, design a decoder so that it can display character 'U' and 'E' for the respective additional count values given in the following table (Draw truth table for the whole 7-segment display but show design detail of any 4 segments of the 7-segment display):

1.75

5.75

	Binary	Letter to be					
		displayed					
				displayed			
1	0	1	0	U			
1	0	1	1	E			
1	1	0	0	E			
1	1	0	1	E			
1	1	1	0	E			
1	1	1	1	Е			

(b)	What is the frequency of the output of 8 th FF when the input clock frequency is 512 KHz?	1.75
4(a)	The 8-bit data are stored in a Register A, we want to transfer it through serial lines, at the receiving end, the transmitted serial 8-bits will be again stored in another Register B. Draw a digital circuit using Register, Counter, Shift register, Multiplexer and Demultiplexer to implement the above problem and then explain its operation.	7
(b)	Distinguish between asynchronous and synchronous counter.	1.75
	Section-B	
5(a)	The electric power for the water pump of the department of Computer Science is controlled by four different switches S1, S2, S3 and S4 handled by the chairman, engineer, office staff and guard, respectively. For the proper use of the water pump, the chairman sets some rules. The electric power can be turned ON when either (i) chairman's switch is turned ONbut guard's switch is turned OFF, or (2) chairman's switch is turned OFF but both engineer's and staff's switch are turned ON. Draw the truth table for these problems, derive the switching function and use a 74LS151 to implement this switching function.	4.75
(b)	Design a 4-input MUX (Multiplexer). How can you design an eight-input MUX by using two 4-input MUX?	4
6(a)	On the occasion of CSE Grand Reunion 2019, students from the second year of this department designed different types of lighting patterns for the decoration purpose. One of the students designed a lighting pattern to display three letters of their department 'C', 'S' and 'E' but in a sequence given below (the shaded box means the light is turned ON). Now, today, you have to design some digital circuits for this purpose. C S E > C S E > C S E > C S E > C S E	5.75
(b)	The department of Computer Science has installed a Flash light to display the name of the department. However, unfortunately it flashes a bit faster that makes it difficult to differentiate between ON and OFF states. Therefore, the chairman wants to introduce some additional digital circuits to reduce the speed of supplied clock. Design necessary digital circuit to reduce clock's speed as given in following timing diagram (A is supplied clock signal, B is expected clock signal):	3
7(a) (b)	What are features of PALC22V10, PALCE22V10 and GAL22V10? What is "Programmable logic plane" and "Output logic" of a PAL device? What are output features of PAL16L8, PAL16R6, PAL16R4 and PAL22V10?	2
(c) (d)	Draw a circuit diagram of PAL device having two inputs, two product terms and one output. What is Macrocell? Draw the circuit diagram of a typical Macrocell.	2 1.75
8(a) (b) (c) (d)	What are the "Design Block' and "Stimulus Block" used in Verilog HDL? Describe the "port connection rule" used in Verilog HDL. Write a program in Verilog HDL for a 4-to-1 Multiplexer. Write a program in Verilog HDL to produce the following two signals A and B.	2 2 2 2.75

В 5



Department of Computer Science and Engineering


B.Sc. (Engg.) Part-2 (Odd Semester) Examination-2018

Course: CSE2111 (Digital System Design)
Marks: 52.50 Time: 3:00 Hours

[N.B. Answer any Six questions taking Three from each section.] Engineering Rayshalut,

Section-A

- a) Convert 01010010 (BCD) to Binary. You have a BCD number of two digit decimal values.
 Now design a BCD-to-binary converter with 4-bit parallel adder. Draw the logic circuit and explain its operation.
 - b) Design a BCD to Excess-3 code converter and draw its logic diagram. 3.75
- a) Why carry-look-ahead adder is faster than regular adder explain with diagram.
 b) Distinguish between 1's complement and 2's complement system. Why this circuits are necessary?
 - c) Design a logic circuit that has four inputs, A B, C and D and whose output will be high only when a majority of inputs are high.
- 3. a) Define decoder and demultiplexer. How decoder can be used as a demultiplexer?
 - b) Define Multiplexer. Implement the logic function $F(A, B, C, D) = \sum m(1,3,4,7,11,13,15)$ using 8x1 MUX.
 - c) Implement the logic function $F(A, B, C) = \sum m(1,3,4,7)$ using a 3-to-8 line decoder with active low output.
- 4. a) What is parity bit? Implement a 4-bit even parity generator circuit and discuss the operation 2.75 of the circuit with example.
 - b) Define state table and state diagram with example.
 - c) From the following state diagram, design the sequential circuit using JK flip-flops.



4

Section -B

5.	a) Define asynchronous and synchronous counter. Write the advantages of synchronous	2.25
	counter over asynchronous counter. b) Construct a binary counter that will convert a 64-kHz pulse signal into a 8-kHz square wave.	
	c) Draw the logic diagram of a Mod-8 synchronous up/down counter. Explain its operation with timing diagram.	4.5
6.	a) Define Excitation table. Write the excitation table of SR, JK, D and T flip flop.	3
	b) Design a counter with JK flip flop that will count the sequence 0,1,5,4, 3, 2, 0.	5.75
7.	a) Discuss FPGA architecture in brief. Distinguish between PLA and PAL in terms of design architecture.	3
	b) Implement the Boolean function using PAL	3
	$Y_1 = \sum m(1,2,4,7)$	
	$Y_2 = \sum m(3,6)$	
	c) Determine the size of the PROM required to implement a dual 8-to-1 multiplexer with common selection inputs	2.75
8.	a) What is VHDL? Briefly describe the salient features of VHDL and Verilog.	2.75
	b) Explain an 8-to-1 line Multiplexer module in Verilog HDL.	3
	c) Write a VHDL code to implement XOR operation.	3

Department of Computer Science and Engineering B.Sc. Engg.(CSE) Part 2 Odd Semester Examination-2017


Course: CSE2111 (Digital System Design)

Full Marks: 52.5 Time: 3 Hours

[N.B. Answer SIX questions taking THREE from each Section.]

Part A

- 1. (a) Represent (-200)₁₀ and (200)₁₀ using sign-magnitude, 1's complement and 2's 2 complement binary form.
 - (b) Represent (275)₁₀ and (641)₁₀ in BCD and then perform BCD addition. Check 2 your result by converting back to decimal.
 - (c) Construct a BCD adder to add two 4-bit BCD code groups using 4-bit parallel 4.75 adders and discuss its operation with suitable examples.
- 2. (a) Design a combinational logic circuit to compare two 4-bit binary numbers A and 3 B and to generate the outputs A<B, A=B and A>B.
 - (b) Design a combinational circuit to convert BCD code to 7-segment code. 3.75
 - (c) Design a combinational logic using suitable multiplexer to realize the following 2 boolean expression: Y= AD+BC+BCD.
- 3. (a) What is priority encoder? Design a 4-line to 2-line priority encoder with active HIGH inputs and outputs with priority assigned to the higher order data input lines.
 - (b) Implement a full-adder circuit using a 3-to-8 decoder. 4
- 4. (a) What is code converter? Draw the combinational logic circuit for binary to gray 1.75 code conversion.
 - (b) Design and explain a 2-bit binary multiplier combinational logic circuit. 4
 - (c) In computer computations it is often necessary to compare numbers. Two four-bit signed numbers, $X = x_3x_2x_1x_0$ and $Y = y_3y_2y_1y_0$, can be compared by using the subtractor circuit in Figure, which performs the operation X Y. The three outputs denote the following: Z = 1 if the result is 0, otherwise Z = 0; Z = 1 if the result is negative, otherwise Z = 0; Z = 1 if arithmetic overflow occurs, otherwise Z = 0. Show how Z = 0, Z = 0, and Z = 0 if arithmetic overflow occurs, otherwise Z = 0. Show how Z = 0, Z = 0, and Z = 0 if arithmetic overflow occurs, otherwise Z = 0.



e.

Part B

5.(a)	What is shift register? Design a 4-bit right shift register with parallel load of data.	3
(b)	What is counter? Differentate between asynchronous and synchronous counter. List the applications of counter.	1.75
(c)	Draw the truth table and design a logic diagram of a MOD-10 ripple counter. Explain its operation with timing diagram.	4
6.(a)	Design a synchronous counter with JK flip-flop that will count the sequence as 0, 2, 4, 6, and repeat.	4
(b)	Design a MOD-8 synchronous up/down counter and explain its operation with timing diagram.	4
(c)	What is presettable counters?	0.75
7.(a)	Design a magnetic core RAM using 2x4 decoder (consider 2-bits input and 2-bits output). Discuss the read/write operation.	4
(b)		1.75
(c)	Define the different hardware of FPGA. Draw the basic FPGA architecture. Give an example.	3
8.(a)	What is a hardware description language? What are the requirements of a good HDL?	3
(b)	Briefly describe the salient features of VHDL and Verilog.	4
(c)	What are the advantages of using JAVA HDL over Verilog?	1.75



Dept. O Seminar Library
Dept. O Sommiter Science &
Enguiseering
University of Rajahahi.

Department of Computer Science and Engineering


B. Sc. (Engg.) Part-2 Odd Semester Examination-2016

Course: CSE2111 (Digital System Design)
Full Marks: 52.5 Duration: 3(Three) Hours

Answer 06(Six) questions taking any 03(Three) questions from each part.

Part-A

1.(a) (b)	Design a 4-bit binary adder circuit with necessary figures. What do you mean by the terms 'carry generate' and 'carry propagate'? Define those terms with a full adder circuit and necessary equations. Define lookahead carry-generator. Design a 4-bit carry-lookahead adder.	2.75
(c) 2.(a) (b)	Draw a 2-input AND gate and a 2-input OR gate using Transistor-Transistor logic There are Four switches to control a water pump. The water pump is turned on for the following conditions (i) if switch 1 is turned OFF but both switch 2 and 3 are turned ON, or, (ii) if switch-4 is turned ON but both switch 2 and 3 are turned OFF. Draw the truth table, derive the switching functions, minimize the switching functions by using K-map	2.75 4
(c)	and draw the logic-gate diagram (circuit). What are the differences between '7400' and '74LS00'?	2
3.(a)	Design a clocked sequential circuit that counts from 00 to 11 with JK flip-flops whose state diagram is given below:	4



- (b) Define latch and flip-flop. Design a clocked master-slave JK flip-flop.
 (c) Define state reduction problem. What is the benefit by considering don't care terms in designing a sequential circuit?
- 4.(a) Design the sequential circuit using register and ROM whose next state and outputs are defined by the following equations: $A_1(t+1) = \Sigma(4,6)$ $A_2(t+1) = \Sigma(1,3,5,7)$ $y(A_1, A_2, x) = \Sigma(3,7)$

71


(b) Design a 2-input serial adder using a sequential logic procedure.

(c) Discuss the difference between serial and parallel modes of operation in a register.

1.75

Part-B

5.(a)	Draw the logic diagram of a 4-bit Ripple counter and explain its operation.	3
(b)	What do you mean by negative-edge triggered FF, positive edge triggered FF and level triggered FF. Explain with diagrams.	2
(c)	Draw the logic diagram of a 4-bit Johnson counter and explain its operation.	3.75
6.(a)	Design an integrated circuit memory using 2×4 decoder (consider 2-bit input and 2-bit output).	4
(b)	A combinational circuits is defined by the following functions $F_1(A,B,C)=\Sigma(3,4,6,7)$	4.75
	$F_2(A,B,C)=\Sigma(0,2,5,8)$	
	Implement the circuit with a PLA having 3 inputs, 4 product terms and 2 outputs.	
7.(a)	Describe the abstraction levels of Verilog HDL.	3
(b)	Write the input-output connection rules of Verilog HDL with example.	2.75
(c)	What is the difference between the following two lines of Verilog code? i. #5 a=5; ii. a=#5 b;	3
0 ()		
8.(a)	Write Verilog HDL programs including the design and stimulus blocks for	4.75
	(i) 4-1 multiplexer,	+4
	(ii) 4-bit full adder.	



Department of Computer Science & Engineering

B.Sc. (Engg.) Part-II Odd Semester Examination 2015 Course: CSE-2111 (Digital System Design)

Full Marks: 52.5

Duration: 3(Three) Hours

Answer 6(Six) questions taking any 3(Three) from each part

Part-A

- 1. a) Why combinational logic circuit is needed? Design a BCD to Excess-4 code converter and draw its logic diagram. 4.75
 - b) Why carry-lookahead adder is faster then carry propagation adder. Draw the logic diagram of a 4-bit lookahead carry generator. Construct a 4-bit carry-lookahead adder with a lookahead carry generator.
- 2. a) What is the difference between a decoder and a de-multiplexer? Implement a full adder circuit with a decoder and two OR gate.
 - b) Define multiplexer. Implement $F(A,B,C,D) = \sum (1,2,4,8,9,15)$ with a 8x1 MUX.
- Consider a synchronous sequential binary logic circuit with one input A and one output Z. Suppose A denotes single bit binary number and the input sequence is divided per every three clock cycle. Here, each division is called an interval. We would like to design a sequential circuit which outputs 1 at the last clock period of the interval if and only if the interval contains one or more '1's. Table-1 illustrates an example of the action.

Clock	C	1	2	3	4	5	6
Input	A	0	0	0	1	0	1
Output	Z	0	0	0	0	0	1
Output			Table	. 1			

- a) Draw the state transition diagram for the circuit.
- b) Draw the state transition table for the circuit.
- c) Draw the Karnaugh map for the circuit.
- d) Design the synchronous sequential circuit and draw it. You can only use the symbols for AND, OR, NOT, D flip-flop and JK flip-flop.
- 4. a) Distinguish between flip-flop and latch. Explain clocked SR flip-flop with logic diagram, function table and characteristics equation.
 - b) Complete the diagram of the sequential circuit whose sequence is given below:

							£	f	0	f	a
State	a	a	b	С	a	е	1	1	_ 8	1	_ 8
-	0	1	0	1	0	1	1	0	1	0	0
Output	0	0	0	0	0	1	1	0	1	0	0

Draw the logic diagram using SR flipflops.

4


4.75

2 2

2.75

4.75

- 4.25 5. a) What is shift register? Design a 4-bit bidirectional shift register with parallel load. 4.5 b) Whet is ripple counter? Draw the logic diagram of a BCD ripple counter with timing diagram.
- A circuit C1 shown in Fig-1 accepts n-bit unsigned binary numbers A and B as input and produce G and S as output, where G is the greater and S is the smaller between A and B respectively. When A=B, we have G=S=A=B. Fig-2 shows a circuit C2 processes numbers of one binary digit. Suppose that cascading n units of circuit C2 implement a circuit C1. The inputs c and d of circuit C2 represent that A>B and A>B respectively for more significant digits than processed by the circuit. The outputs e and f represent that A<B and A>B hold respectively including the digits being processed. G_i and S_i respectively represent ith bit of greater and smaller number.



a) Construct a truth table for circuit C2. Note that '1' represents true and '0' represents false. 2.5 b) Draw a circuit diagram of C2 by using only AND, OR and NOT gate. 2.5 c) Draw a block diagram of circuit C1 for comparing two 4-bit binary numbers by using four C2 1 circuit blocks. d) As shown in Fig-3, four input numbers are sorted by connecting several units of circuit C1. 2.75 Following Fig-3, show an example circuit for sorting three inputs. 7. a) Distinguish between SRAM and DRAM. Briefly explain the internal organization of a 64x4 4.25 b) What are the major differences between CPLDs and FPGAs? Discuss FPGA architecture in 4.5 brief. 2.75 8. a) State port connection rules in Verilog HDL. b) Explain min, max and typ delays in the gate-level design with respect to Verilog HDL. 3

c) Describe a 8-to-1 line Multiplexer module in Verilog HDL.

3


Department of Computer Science & Engineering B.Sc. Engineering Part-2, odd Semester Examination 2014

Course: CSE2111 (Digital System Design)
Time: 3 hours Marks: 52.5

(Answer SIX questions taking THREE from each part)


PART-A

Define code converter? Design 3 bit Gray Code to binary converter and explain the 4.25 1. a) operation. Design an 8-bit magnitude comparator using 74HC85 4-bit magnitude comparator and 4.5 hence describe the operation of the following eight-bit comparison A7....A0=10101111 and B7.....B0=10101001. Design a 4-bit binary parallel adder/subtractor circuit and explain the operation with an 5.5 2. a) example. There are two types of adder, one is ripple carry and other is carry look-ahead. What 3.25 b) will be the good design of 32-bit adder? Explain your answer. Design a binary multiplier of two numbers A and B (two bit each), C=AxB. Explain its 4.5 3. a) operation. Explain an application of magnitude comparator with a digital circuit. 4.25 b) Design a 1-line-to-8 line demultiplexer and discuss the operation of the circuit. 4.25 4. a) 4.5 From the following figure Set up a truth table showing the output Z for the 16 possible combinations of input variables. Write the sum of product expression for Z and simplify it to verify $Z = \overline{C}B\overline{A} + D\overline{C}BA + \overline{D}C\overline{B}A$



PART-B

5.	a)	Define asynchronous and synchronous counter. Discuss the problems of asynchronous	3
		counter? What is MOD number of a counter? Show how to wire the 74LS293 asynchronous counter IC as a MOD-10 counter and explain its operation.	
6.	a) b)	Define excitation table. Write the excitation table of JK flip flop and D flip flop. Design a counter with JK flip flop that will count the sequence 0,1,3,7,5,2,0	3 5.75
7.	a)	Le How many data input lines, data output lines	3
	b)	and address lines does it have? What is its capacity in bytes? PAL.	
	,	$Y_1 = \Sigma m (1, 3, 5, 7)$ $Y_2 = \Sigma m (2, 4).$	
_		What is VHDL? What are the three levels of architecture description in VHDL? Briefly	4.75
8.	a)	discuss.	1
	b)	Write a VHDL code for the circuit diagram given below:	4



Rajshahi University

Department of Computer Science and Engineering

B.Sc. Engineering Part-II Examination: 2013 (Odd Semester)

Course: CSE-2111 (Digital System Design)

Full Marks: 52.5, Time: 4 Hours

[Answer any SIX (06) questions taking at least THREE (03) from each of the groups]

Property of Seminar Library

		Part-A Dept. of Commit ability	
		University of Inglitabile	
1.	a)	What is code converter? Design a BCD to Excess-3 code converter and explain the operation.	4.25
	b)	What is a magnitude comparator? Design a 2-bit magnitude comparator and explain the	4.5
		operation.	
2.	a)	Design a 2-bit carry look-ahead adder. What are the advantages and disadvantages of carry	4.25
		look-ahead adder over ripple-carry adder?	
	b)	What is parity bit? Implement a 4-bit even parity generator and checker circuit and discuss	4.5
		the operation of the circuit with example.	
3.	a)	Define 'minterm' and 'maxterm' with example.	2.75
	b)	Define Multiplexer. Implement the following function using 4×1 MUX.	3
		$F=\sum m(0,3,4,7)$	
	c)	Define Decoder. Implement the following function using 74LS138 decoder.	3
		$f(A,B,C)=\sum m(0,1,4,5,7)$	
4.	a)	What is priority encoder? Design a four-line to two-line priority encoder with active HIGH	4.75
		inputs and outputs, with priority assigned to the higher-order data input line.	
	b)	Implement a full adder circuit using a 3-to-8 line decoder.	4

Part-B

5. a) Define asynchronous and synchronous counter. What are the advantages and disadvantages of synchronous counter over asynchronous counter?

	b)	Draw a counter circuit that will convert a 64-KHz pulse signal into a 1-KHz square wave.	2
	c)	What is MOD number of a counter? Construct a decade counter and explain its operation.	4.25
6.	a)	Design a counter with J-K flip-flop that will count the sequence 0, 2, 3, 6, 5, 1, 0.	5.75
	b)	Explain the operation of Ring counter.	3
7.	a)	How does a programmable logic device differ from a fixed logic device? What are the	3
		primary advantages of using programmable logic devices?	
	b)	Differentiate Programmable Logic Array (PLA) and Programmable Array Logic(PAL).	2
	c)	Determine the size of the PROM required for implementing the following logic circuits:	3.75
		(i) a binary multiplier that multiplies two four-bit numbers;	
		(ii) a dual 8-to-1 multiplexer with common selection inputs;	
		(iii) a single-digit BCD adder/subtractor with a control input for selection of operation.	
8.	a)	What is a hardware description language? What are the requirements of a good HDL?	3
	b)	Briefly describe the salient features of VHDL and Verilog	4
	c)	What are the advantages of using Java HDL over Verilog?	1.75