

Brac University

Semester: Summer 2024 Course Code: CSE251

Electronic Devices and Circuits

Section: 01-27




Assessment: Final Examination
Duration: 1 hour 40 minutes
Date: 28 September, 2024

Full Marks: 30

Instructions: Answer any 3 out of 4 questions.

■ Question 1 of 4 [CO1, CO2, CO3] [10 marks]

Joy and Nirmol were designing an inverter circuit with MOSFET for their project. Joy designed the following circuit. However, Nirmol said that the designed inverter circuit would malfunction. When they tested the circuit, it malfunctioned. For logic HIGH input, the output was also logic HIGH instead of logic LOW. Nirmol modified the value of R_D to a larger value, and eventually it fixed the issue.



For Input	
Voltage Level	Logic Level
$V_{in} = 0v$	LOW i.e. '0'
$V_{in} = 5v$	HIGH i.e. '1'
For Output	
Voltage Level	Logic Level
$V_{out} > 5v$	HIGH i.e. '1'
$V_{out} < 5v$	LOW i.e. '0'

MO	SFET Equations
Cut-	$off\ Mode$
I_{DS} :	=0
Trio	$de \ Mode$
I_{DS} :	$= k \left[V_{OV} V_{DS} - \frac{1}{2} V_{DS}^2 \right]$
Satu	$uration \ Mode$
I_{DS} :	$= \frac{1}{2}kV_{OV}^2$
MC	$OSFET\ Parameters$
$V_T =$	$1v. K = 4mA/v^2$

[1]


[2]

[4]

Inverter Circuit of Joy and It's Corresponding Voltage Level, Logic Level

- (a) [CO1] State the conditions to verify the assumptions regarding the Saturation Mode of a MOSFET.
- (b) [CO2] **Analyze** the circuit shown above and **calculate** the value of V_{out} using the method of assumed states. [3] You must **validate** your assumption. **Determine** whether Nirmol was correct or not.
- (c) [CO2] Nirmol changed the value of R_D to $1k\Omega$. Now, **Analyze** the modified circuit and **calculate** V_{out} . [3] **Determine** whether the inverter was working properly after the modification.
- (d) [CO3] **Design** the inverter circuit by choosing a suitable value of R_D such that, the MOSFET operates [3 at the edge of saturation. [Hint: At the edge of saturation, $V_{DS} = V_{OV}$]

■ Question 2 of 4 [CO1, CO2, CO3] [10 marks]



For Both BJTs $\beta = 100$ $V_{BE(Active)} = 0.7v$ $V_{BE(Saturation)} = 0.8v$ $V_{CE(Saturation)} = 0.2v$

Karim designed a BJT circuit. When his friend Rahim saw it, he claimed that the BJT would operate in the Active mode. Then Rahim built a circuit and asked Karim to figure out the operating mode the BJT.


- (a) [CO1] What is the S-model of a BJT? **Explain** briefly with the I-V characteristics graph.
- (b) [CO2] Calculate I_B , I_C , I_E , V_{CE} in Karim's circuit and determine whether Rahim was correct or not.

[2]

(c) [CO2] **Analyze** Rahim's circuit and **Calculate** I_B , I_C , I_E , V_{CE} to help Karim determine the operating state of the BJT.

■ Question 3 of 4 [CO1, CO2, CO3] [10 marks]

- (a) [CO1] **Determine** the logic function, f in 'Circuit-A' for the boolean inputs A, B, C, D and E. [2]
- (b) [CO2] **Analyze** 'Circuit-B' and **calculate** I_{DS} and V_{out} using method of assumed states. You must **validate** [4] your assumptions. Here, $V_T = 1v$ and $K = 2mA/v^2$.
- (c) [CO3] **Implement** the following logic functions using MOSFETs where A, B, C, D, E are boolean inputs. [4] (i) $f = \overline{A.B.C + D.E}$ (ii) g = A.B.(C + D)



■ Question 4 of 4 [CO1, CO2, CO3] [10 marks]

- (a) [CO1] **Draw** the I-V characteristics graph of a BJT. **Label** the graph properly.
- (b) [CO2] Analyze 'Circuit-C' and calculate I_B , I_C , I_E , V_{CE} using method of assumed states. You must [4] validate your assumptions.
- (c) [CO3] For 'Circuit-C', the operating state of the BJT found in part-B can be changed by changing the value of V_{CC} . **Determine** how should you change the value of V_{CC} to change the operating state of the BJT found in part-B. Show necessary calculation.
- (d) [CO3] Implement the logic function, $f = \overline{A + B.C + D}$ using BJTs where A, B, C, D are boolean inputs. [2]

