

# CSE340: Computer Architecture

Chapter - 1: Computer Abstractions and Technology

## **Understanding Performance**



| Hardware or Software<br>Component               | How this component affects performance?   | Where to learn?   |  |
|---|---|-------------------|--|
| Algorithm                                       | Determines both the number of <b>source-level statements</b> and the number of I/O operations executed. | Covered in CSE221 |  |
| Programming Language, Compiler and architecture | Determines the number of computer instructions for each source-level statement.                         | Chapter 2 & 3     |  |
| Processor and memory system                     | Determines how fast instructions can be executed  | Chapter 4, 5 & 6  |  |
| I/O system (Hardware and OS)                    | Determines how fast I/O operations may be executed  | Chapter 4, 5 & 6  |  |


## Seven Great Ideas in Computer Architecture



| Ideas                                     | Explanation  |
|---|--|
| Use <i>abstraction</i> to simplify design | Divide systems into layers to manage <b>complexity</b> and hiding the lower level details.             |
| Make the <i>common case fast</i>          | Optimizing frequently performed operations.  |
| Performance via parallelism               | Running tasks <b>simultaneously</b> to boost speed.  |
| Performance via pipelining                | A way to achieve parallelism. More will be discussed in Chapter - 4                                    |
| Performance via prediction                | Anticipate future data or values to avoid delays.  |
| <i>Hierarchy</i> of memories              | Organizing memory into levels (registers, cache, RAM, storage) based on speed and size.                |
| Dependability via redundancy              | Adding extra components ensures reliability by compensating for failures in critical hardware or data. |

## **Below Your Program**





- Application software
  - Written in high-level language
- System software
  - Compiler: translates HLL code to machine code
  - Operating System: service code
    - Handling input/output
    - Managing memory and storage
    - Scheduling tasks & sharing resources
- Hardware
  - Processor, memory, I/O controllers

## **Levels of Program Code**

BRAC UNIVERSITY Inspiring Excellence

- High-level language
  - Level of abstraction closer to problem domain
  - Provides for productivity and portability
- Assembly language
  - Textual representation of instructions
- Hardware representation
  - Binary digits (bits)
  - Encoded instructions and data

High-level language program (in C)

swap(int v[], int k)
{int temp;
 temp = v[k];
 v[k] = v[k+1];
 v[k+1] = temp;

Compiler

Assembly language program (for RISC-V)

swap:

slli x6, x11, 3
add x6, x10, x6
ld x5, 0(x6)
ld x7, 8(x6)
sd x7, 0(x6)
sd x5, 8(x6)
jalr x0, 0(x1)


Assembler

Binary machine language program (for RISC-V)



## **Components of a Computer**





The five classic components of a computer are:

Input

Output

Memory

Datapath

Control

■ Datapath and control are sometimes combined and called the processor.

Figure: The standard organization of a computer

## **Opening the Box**





Figure: Components of the Apple iPhone XS Max




Figure: Logic board of the Apple iPhone XS Max







Figure: The processor integrated circuit inside the A12 package

## **Technologies for Building Processors**






Figure: Manufacturing process of an IC

### Intel 10th Gen. Wafer






Figure: A 12-inch (300mm) wafer

This 10nm wafer contains 10th Gen Intel® Core<sup>TM</sup> processors, code-named "Ice Lake" (Courtesy Intel).

The number of dies on this 300 mm (12 inch) wafer at 100% yield is 506.

Each die or chip size = 11.4mm by 10.7mm

**Yield:** The percentage of good dies from the total number of dies on the wafer.

**Die:** The individual rectangular sections that are cut from a wafer, more informally known as **chips**.

### **IC Cost Calculation**



Cost per die 
$$=$$
  $\frac{\text{Cost per wafer}}{\text{Dies per wafer} \times \text{yield}}$ 

Dies per wafer  $\approx$   $\frac{\text{Wafer area}}{\text{Die area}}$ 

Yield  $=$   $\frac{1}{(1 + (\text{Defects per area} \times \text{Die area}))^{N}}$ 

- Nonlinear relation to area and defect rate
  - Wafer cost and area are fixed
  - Defect rate determined by manufacturing process
  - Die area determined by architecture and circuit design

#### Note:

**N** in the yield formula is a model parameter that determines how defects and die size impact yield. It is typically derived from real-world data and can range between 1 and 2, though it may vary outside this range depending on the technology and defect behavior.

## **Defining Performance**



Based on the table below which airplane has the best performance?

| Airplane         | Passenger capacity | Cruising range (miles) | Cruising speed (m.p.h.) | Passenger throughput (passengers × m.p.h.) |
|------------------|--------------------|------------------------|-------------------------|--|
| Boeing 737       | 240                | 3000                   | 564                     | 135,360                                    |
| BAC/Sud Concorde | 132                | 4000                   | 1350                    | 178,200                                    |
| Boeing 777-200LR | 301                | 9395                   | 554                     | 166,761                                    |
| Airbus A380-800  | 853                | 8477                   | 587                     | 500,711                                    |

Figure: The capacity, range, and speed for a number of commercial airplanes



## **Response Time and Throughput**



**Response time:** The time between the start and completion of a task. Also known as **execution time**.

**Throughput:** Total work done per unit time.

e.g., tasks/transactions/... per hour

We'll focus on response time for now...

### **Answer yourself:**

How are response time and throughput affected by,

- 1. Replacing the processor with a faster version?
- 2. Adding additional processors to a system that uses multiple processors for separate tasks?

### **Relative Performance**



To maximize performance, we want to minimize the **response/execution** time for a task.

The relation between performance and execution time for computer X:

$$Performance_{X} = \frac{1}{Execution time_{X}}$$

"X is n time faster than Y" Performance<sub>x</sub>/Performance<sub>y</sub> = Execution time<sub>y</sub>/Execution time<sub>x</sub> = n

- Example: time taken to run a program 10s on A, 15s on B
  - Execution Time<sub>B</sub> / Execution Time<sub>A</sub> = 15s / 10s = 1.5
  - So A is 1.5 times faster than B

## **Measuring Execution Time**



**Elapsed time:** Total response time, including all aspects. E.g Processing, I/O, OS overhead, idle time etc.

Determines system performance


**CPU time:** The actual time the CPU spends computing for a specific task. Discounts I/O time, other jobs' shares
Comprises **user CPU time** and **system CPU time** 

Different programs are affected differently by CPU and system performance

## **CPU Clocking**



Operation of digital hardware governed by a constant-rate clock.



- Clock period: Time taken to complete a clock cycle
  - e.g.,  $250ps = 0.25ns = 250 \times 10^{-12}s$
- Clock frequency (rate): Clock cycles completed per second
  - e.g., 4.0GHz = 4000MHz =  $4.0 \times 10^9$ Hz

### **CPU Performance and Its Factors**



Alternatively, because clock rate and clock cycle time are inverses,

$$\frac{\text{CPU execution time}}{\text{for a program}} = \frac{\text{CPU clock cycles for a program}}{\text{Clock rate}}$$

### **Answer yourself:**

Analyze the formula mentioned above and determine how can you improve the performance of a program?

## **CPU Performance Example**



#### **Problem statement:**

A program runs in 10 seconds on computer A, which has a 2GHz clock. We are trying to help a computer designer build a computer, B, which will run this program in 6 seconds. The designer has determined that a substantial increase in the clock rate is possible, but this increase will affect the rest of the CPU design, causing computer B to require 1.2 times as many clock cycles as computer A for this program. What clock rate should we tell the designer to target?

#### **Solution:**

Let's first find the number of clock cycles required for the program on A:

$$CPU time_{A} = \frac{CPU clock cycles_{A}}{Clock rate_{A}}$$

$$10 seconds = \frac{CPU clock cycles_{A}}{2 \times 10^{9} \frac{cycles}{second}}$$

$$CPU clock cycles_{A} = 10 seconds \times 2 \times 10^{9} \frac{cycles}{cycles} = 20 \times 10^{9} cycles$$

CPU time for B can be found using this equation:

$$\begin{aligned} & \text{CPU time}_{\text{B}} = \frac{1.2 \times \text{CPU clock cycles}_{\text{A}}}{\text{Clock rate}_{\text{B}}} \\ & 6 \text{ seconds} = \frac{1.2 \times 20 \times 10^9 \text{ cycles}}{\text{Clock rate}_{\text{B}}} \\ & \text{Clock rate}_{\text{B}} = \frac{1.2 \times 20 \times 10^9 \text{ cycles}}{6 \text{ seconds}} = \frac{0.2 \times 20 \times 10^9 \text{ cycles}}{\text{second}} = \frac{4 \times 10^9 \text{ cycles}}{\text{second}} = 4 \text{ GHz} \end{aligned}$$

To run the program in 6 seconds, B must have twice the clock rate of A.

### **Instruction Count and CPI**



$$CPU clock cycles = Instructions for a program \times \frac{Average clock cycles}{per instruction}$$

CPU time = Instruction count  $\times$  CPI  $\times$  Clock cycle time

$$CPU time = \frac{Instruction count \times CPI}{Clock rate}$$

- Instruction Count for a program
  - Determined by program, ISA and compiler
- Average cycles per instruction
  - Determined by CPU hardware
  - If different instructions have different CPI
    - Average CPI affected by instruction mix

### **Instruction Count & CPI Example**



- Computer A: Cycle Time = 250ps, CPI = 2.0
- Computer B: Cycle Time = 500ps, CPI = 1.2
- Same ISA
- Which is faster, and by how much?

$$\begin{aligned} \text{CPU Time}_{A} &= \text{Instructio n Count} \times \text{CPI}_{A} \times \text{Cycle Time}_{A} \\ &= \text{I} \times 2.0 \times 250 \text{ps} = \text{I} \times 500 \text{ps} \\ \text{CPU Time}_{B} &= \text{Instructio n Count} \times \text{CPI}_{B} \times \text{Cycle Time}_{B} \\ &= \text{I} \times 1.2 \times 500 \text{ps} = \text{I} \times 600 \text{ps} \\ \hline \frac{\text{CPU Time}_{B}}{\text{CPU Time}_{A}} &= \frac{\text{I} \times 600 \text{ps}}{\text{I} \times 500 \text{ps}} = 1.2 \end{aligned}$$

### **Answer yourself:**

Why we assumed that the instruction count is same in both cases?

So, A is 1.2 times faster

### **Average CPI with Example**



If different instruction classes take different numbers of cycles

Clock Cycles = 
$$\sum_{i=1}^{n} (CPI_i \times Instruction Count_i)$$

Weighted average CPI

$$CPI = \frac{Clock \ Cycles}{Instruction \ Count} = \sum_{i=1}^{n} \left( CPI_i \times \frac{Instruction \ Count_i}{Instruction \ Count} \right)$$

#### **Problem Statement:**

Alternative compiled code sequences using instructions in classes A, B, C

**Solution:** 


| Class            | A | В | C |
|------------------|---|---|---|
| CPI for class    | 1 | 2 | 3 |
| IC in sequence 1 | 2 | 1 | 2 |
| IC in sequence 2 | 4 | 1 | 1 |

- Sequence 1: IC = 5
  - Clock Cycles =  $2 \times 1 + 1 \times 2 + 2 \times 3$ = 10
  - Avg. CPI = 10/5 = 2.0

- Sequence 2: IC = 6
  - Clock Cycles = 4×1 + 1×2 + 1×3 = 9
  - Avg. CPI = 9/6 = 1.5

### **Power Trends**





In CMOS IC technology

Power = Capacitive load  $\times$  Voltage  $^2 \times$  Frequency

### **Reducing Power**



- Suppose a new CPU has
  - 85% of capacitive load of old CPU
  - 15% voltage and 15% frequency reduction

$$\frac{P_{\text{new}}}{P_{\text{old}}} = \frac{C_{\text{old}} \times 0.85 \times (V_{\text{old}} \times 0.85)^2 \times F_{\text{old}} \times 0.85}{C_{\text{old}} \times V_{\text{old}}^2 \times F_{\text{old}}} = 0.85^4 = 0.52$$

- The power wall
  - We can't reduce voltage further
  - We can't remove more heat

### **Answer yourself:**

How else can we improve performance?

## **Uniprocessor Performance**






Figure: Growth in processor performance since the mid-1980s

Constrained by power, instruction-level parallelism, memory latency

### **Multiprocessors**



- Multicore microprocessors
  - More than one processor per chip
- Requires explicitly parallel programming
  - Compare with instruction level parallelism
    - Hardware executes multiple instructions at once
    - Hidden from the programmer
  - Hard to do
    - Programming for performance
    - Load balancing
    - Optimizing communication and synchronization



### **SPEC CPU Benchmark**



- What is Benchmark? Programs used to measure performance
- Standard Performance Evaluation Corp (SPEC)
  - Develops benchmarks for CPU, I/O, Web, ...
- SPEC CPU2017
  - Elapsed time to execute a selection of programs
    - Negligible I/O, so focuses on CPU performance
  - Normalize relative to reference machine
  - Summarize as geometric mean of performance ratios
    - SPECspeed2017 (integer) and CFP2006 (floating-point)

$$\int_{i=1}^{n} Execution time ratio_{i}$$

### **SPEC Ratio & Geometric Mean Calculation**



| Description  | Name      | Instruction<br>Count x 10 <sup>9</sup> | СРІ  | Clock cycle time<br>(seconds x 10 <sup>-9</sup> ) | Execution<br>Time<br>(seconds) | Reference<br>Time<br>(seconds) | SPECratio |
|--|-----------|--|------|---|--------------------------------|--------------------------------|-----------|
| Perl interpreter   | perlbench | 2684                                   | 0.42 | 0.556   | 627                            | 1774                           | 2.83      |
| GNU C compiler   | gcc       | 2322                                   | 0.67 | 0.556   | 863                            | 3976                           | 4.61      |
| Route planning   | mcf       | 1786                                   | 1.22 | 0.556   | 1215                           | 4721                           | 3.89      |
| Discrete Event simulation - computer network                         | omnetpp   | 1107                                   | 0.82 | 0.556   | 507                            | 1630                           | 3.21      |
| XML to HTML conversion via XSLT                                      | xalancbmk | 1314                                   | 0.75 | 0.556   | 549                            | 1417                           | 2.58      |
| Video compression  | x264      | 4488                                   | 0.32 | 0.556   | 813                            | 1763                           | 2.17      |
| Artificial Intelligence:<br>alpha-beta tree<br>search (Chess)        | deepsjeng | 2216                                   | 0.57 | 0.556   | 698                            | 1432                           | 2.05      |
| Artificial Intelligence:<br>Monte Carlo tree<br>search (Go)          | leela     | 2236                                   | 0.79 | 0.556   | 987                            | 1703                           | 1.73      |
| Artificial Intelligence:<br>recursive solution<br>generator (Sudoku) | exchange2 | 6683                                   | 0.46 | 0.556   | 1718                           | 2939                           | 1.71      |
| General data compression   | XZ        | 8533                                   | 1.32 | 0.556   | 6290                           | 6182                           | 0.98      |
| Geometric mean   | 8-        | 7-7                                    | -    | 1-1   | :-                             | -0                             | 2.36      |

#### Note:

Reference time is supplied by SPEC

### Amdahl's Law



■ Improving an aspect of a computer and expecting a proportional improvement in overall performance

$$T_{improved} = \frac{T_{affected}}{improvement factor} + T_{unaffected}$$

- Example: multiply accounts for 80s/100s
  - How much improvement in multiply performance to get 5× overall?

$$20 = \frac{80}{n} + 20$$

Can't be done!

Corollary: make the common case fast

### MIPS as a Performance Metric



- MIPS: Millions of Instructions Per Second
  - Doesn't account for
    - Differences in ISAs between computers
    - Differences in complexity between instructions

$$\begin{aligned} \text{MIPS} &= \frac{\text{Instructio n count}}{\text{Execution time} \times 10^6} \\ &= \frac{\text{Instructio n count}}{\frac{\text{Instructio n count} \times \text{CPI}}{\text{Clock rate}}} \times 10^6 \\ &= \frac{\text{Clock rate}}{\text{CPI} \times 10^6} \end{aligned}$$

■ CPI varies between programs on a given CPU



## **Concluding Remarks**



- Cost/performance is improving
  - Due to underlying technology development
- Hierarchical layers of abstraction
  - In both hardware and software
- Instruction set architecture
  - The hardware/software interface
- **Execution time: the best performance measure**
- Power is a limiting factor
  - Use parallelism to improve performance