



# CSE341: Microprocessor



Quiz - 4

Section:

Marks: 15

Duration: 30 minutes

Name:

ID:

**Question-1:** An 8086 microprocessor has the following segment addresses:  $DS = 2000h$ ,  $CS = 3000h$ ,  $SS = 4000h$  and while program **X** was executing, an **interrupt N** occurred. To handle this interrupt, the processor must jump to the **ISR** located at **386A9h**, which resides within the same code segment. Before fetching the ISR, the stack top offset was **3509h**. Some portions of memory are provided below:

Address	43509h	43508h	43507h	43506h	43505h	43504h
Data	57h	76h	32h	32h	70h	28h

Address	43503h	03AFh	03AEh	03ADh	03ACh	03ABh
Data	56h	30h	00h	86h	A9h	98h

- Deduce the value of CS and IP of program X. [3]
- Deduce the memory addresses or locations of the IVT table where the CS and IP of Interrupt N is situated. [3]
- Deduce the Interrupt Type N. [3]

a)

$$(SS \times 10) + (SP - 3) = \text{Mem loc of CSH}$$

$$(4000 \times 10) + (3509 - 3) = 43506 = \text{Mem loc of CSH}$$

$[43506] \text{ CSH} = 32h$   
 $[43505] \text{ CSL} = 70h$   
 $[43504] \text{ IPH} = 28h$   
 $[43503] \text{ IPL} = 56h$

$CS = 3270h$   
 $IP = 2856h$

Stack diagram:

SP-6	IPL
SP-5	IPH
SP-4	CSL
SP-3	CSH
SP-2	FlagL
SP-1	FlagH
SP = 3509	X X

b)

IVT

IPL	03AC h
IPH	03AD h
CSL	03AE h
CSH	03AF h

$\therefore \text{Memory Address}$   
 $03ACh \rightarrow IPL$   
 $03ADh \rightarrow IPH$   
 $03AEh \rightarrow CSL$   
 $03AFh \rightarrow CSH$

$(CS \times 10) + IP = 386A9$   
 $3000 \times 10 + IP = 386A9$   
 $IP = 386A9 - 30000$   
 $\therefore IP = 86A9h$  [IP of the starting address of ISR in IVT]


c)

Starting address of ISR = INT type  $\times 4$

$03ACh = \text{INT type} \times 4$   
 $940 = \text{INT type} \times 4$

$\text{INT type} = \frac{940}{4}$   
 $\text{INT type} = 235$

**Question-2:** Illustrate the way DMA operates. Draw a diagram and explain how it operates. [6]



1. CPU invokes a read/write command to the peripherals.
2. The peripherals when ready sends a DMA request (DREQ) signal to the DMA controller.
3. The DMA controller sends a Hold Request (HRQ) signal to the CPU to gain control of the system bus.
4. The CPU replies with a Hold Acknowledgement signal to the DMA giving the DMA controller total control over the system bus.
5. The DMA controller then sends a DMA Acknowledgement signal to the peripherals in reply to the previous DMA request signal.
6. Data can now be transferred between Memory and I/O with the help of the DMA controller.
7. DMA controller sends interrupt signal to the CPU when finished with data transfer.
8. The DMA disables the DMA Acknowledgement signal and the CPU disables the Hold Acknowledgement signal taking back control of the system bus.

# CSE341: Microprocessor

Quiz - 3

Section:

Marks: 15

Duration: 25 minutes

Name:

ID:

**Question-1:** Suppose an 8086 wants to read 2 bytes of data from an odd memory location. Now the memory is working at a slower rate than the 8086. Hence when reading the 1st byte of data, the 8086 has to wait for an additional 2 clock pulses. But the 2nd byte was read without any delay. Now assuming the 8086 is working at a frequency of 10MHz calculate the following:

- The value of the Instruction Cycle (in nanoseconds). [3]
- The values of A0 and BHE' pins while transferring the 2 bytes of data. [3]
- The value of TON and TOFF assuming the 8086 is running at a duty cycle of 40%. [3]
- Draw the timing diagram for the operation described in Question. [6]

a) At 1st Bc  
no of Tntate = 4 + 2 = 6  
1 Tntate = 100ns  
 $\therefore 6 \text{ Tntate} = (6 \times 100 \text{ ns}) = 600 \text{ ns}$

~~1 Tntate = 100ns~~  
 $\therefore T = 100 \text{ ns}$

~~$f = 10 \text{ MHz} = 10 \times 10^6 \text{ Hz}$   
 $T = \frac{1}{f} = \frac{1}{10 \times 10^6} \text{ s} = \frac{10^9}{10 \times 10^6} \text{ ns}$~~

$\rightarrow$  Reading 2 bytes (16 bits) from odd address (unaligned word)  
 $\therefore 2 \text{ Bc}$

Ats 1st Bc = 600ns  
 $\therefore 2 \text{nd Bc} = \frac{2 \times 600}{400 \text{ ns}} = 1200 \text{ ns} (600 + 600)$   
 $\therefore \text{IC} = 1200 \text{ ns} + 600 \text{ ns} = 1800 \text{ ns}$

b) At 1st Bc: A0 = 1,  $\overline{\text{BHE}} = 0$   
2nd Bc: A0 = 0,  $\overline{\text{BHE}} = 1$

c) DC = 40%

$\text{DC} = \frac{T_{\text{ON}}}{T_{\text{ON}} + T_{\text{OFF}}} \times 100\% = \frac{T_{\text{ON}}}{T} \times 100\%$

$\Rightarrow 40\% = \frac{T_{\text{ON}}}{T} \times 100\%$

$\Rightarrow T_{\text{ON}} = T \times \frac{40\%}{100\%} = 100 \times \frac{40\%}{100\%} = 40 \text{ ns}$

$\therefore T_{\text{OFF}} = T - T_{\text{ON}} = (100 - 40) \text{ ns} = 60 \text{ ns}$

