



Inspiring Excellence

## BRAC UNIVERSITY

CSE 350: Digital Electronics and Pulse techniques

Exp-01: Implementing Diode Logic (DL) gates

Name: Azmani Sultana	Section: 13
ID: 22201949	Group: 10

### Objectives

1. Construct Diode Logic (DL) gates.
2. Understanding the circuit operations.

### Equipment and component list

#### Equipment

1. Digital Multimeter
2. DC power supply

#### Component

- NPN Transistor (C828) - x1 piece
- Diode 1N4003 - x2 pieces
- Resistors -

❖ 450  $\Omega$  - x2 piece

❖ 15 K $\Omega$  - x1 piece

❖ 2.2 K $\Omega$  - x1 piece

❖ 100 K $\Omega$  - x1 piece

458 4 Violet Brown Green  
461 4 Violet Brown Green  
3 R 16 - 2.25  
G Y B B r - 99.3

14.98

Brown Green Or Gold




Fig 1: OR gate




Fig 2: AND gate

Handwritten notes on the right side of the page:  
 on  
 5V  
 5V  
 1. I goe from  
 5 to C  
 R to A

## Task 01: OR Gate

### **THEORY**

In digital logic, a 2-input OR gate outputs a logical HIGH if at least one of the inputs is HIGH. Otherwise, the output of the OR gate is logical LOW.

In this task, we will implement a Diode Logic (DL) OR gate. In Fig. 1, we can see two input nodes (A and B) and one output node (Y) of the OR gate. We will consider 5V as logical HIGH input and 0V as logical LOW input in our experiment. Now, if any of the inputs are set to 5V, the corresponding diode is turned on. As a result, a current flows through that diode. This current ultimately flows through R towards the ground, thus creating a voltage drop across the R resistor. As  $R_1$  and  $R_2$  resistors are very small compared to R, the voltage drop across R will be close to 5V. In this case, we will consider the obtained output voltage at node Y to be logically HIGH. Next, if all the inputs are set to 0V, no current flows through the diodes and resistor R. As a result, the voltage drop across R will be zero. So, the output voltage will be 0V, which we will consider to be logically LOW.

## Task-02: AND gate

### **THEORY**

In digital logic, a 2-input AND gate outputs a logical LOW if at least one of the inputs is LOW. Otherwise, the output of the AND gate is logical HIGH.

Similar to the previous task, we will implement a Diode Logic (DL) AND gate. If any of the inputs are set to 0V, the corresponding diode is turned on. As a result, a current flows through that diode from the  $V_R$  voltage source. This current flows through R and creates a voltage drop across the resistor. As  $R_1$  and  $R_2$  resistors are very small compared to R, the voltage drop across R will be close to 5V. As a result, the obtained output voltage at node Y will be close to 0V which we will consider as logically LOW. Next, if all the inputs are set to 5V, no current flows through the diodes and resistor R. Therefore, the voltage drop across R will be zero. So, the output voltage will be the same as  $V_R$  or 5V, which is logically HIGH.



### Task-03: Inverter (NOT gate)

#### THEORY

In digital logic, an inverter or NOT gate is a logic gate which implements logical negation. It has a single input and a single output where the output is the exact opposite of the input. Meaning, if the input is Logical High, the output will be Logical Low and vice versa. The RTL implementation of an inverter circuit is shown in Figure 03.




Fig 3: Inverter (NOT gate)



Here the input is applied to the base of a Transistor or, BJT ( $Q_1$ ) through the resistor  $R_1$  and the output is available at the collector terminal (point Y). We connect the ground terminal to the emitter node directly and to the base node through the resistor  $R_2$ . Hence, when the input  $V_i$  is LOW (0V), the 'Base' terminal of the transistor cannot be at a voltage higher than zero. For  $Q_1$  to be turned ON, the Base-Emitter voltage difference must be greater than 0.5V. Thus, the BJT cannot turn ON when the input is LOW and operates in cutoff mode. This means  $Q_1$  acts like an open circuit and the current passing through the  $R_C$  resistor ( $I_C$ ) is zero. As a result, there will be no voltage drop in the resistor  $R_C$  and the voltage of the output point (Y) will be the same as  $V_{CC} = 5V$  (High).

On the other hand, if a HIGH input (5V) is applied at the input terminal ( $V_i$ ),  $Q_1$  will be driven into saturation mode. In this mode, the Collector-Emitter voltage difference ( $V_{CE}$ ) is nearly 0.2V. As the emitter is connected to the ground terminal, the emitter voltage ( $V_E$ ) is zero. Hence, the collector voltage will be close to 0.2V (LOW). Thus, the output of the circuit is always the opposite of the input.

### Procedure:

1. Connect the circuit as shown in Fig: 1, 2 & 3.
2. Observe the output for all possible input combinations and thus verify the type of gate.
3. Fill up the following tables for OR gate, AND gate and Inverter.

The schematic and pin diagrams of diode and BJT are shown below:





### Data Tables:

$V_A(V)$	$V_B(V)$	$V_{R1}(V)$	$V_{R2}(V)$	$I_{R1}(mA)$	$I_{R2}(mA)$	$V_Y(V)$
5.03	$0.2 \times 10^{-3}$	$21.7 \times 10^{-3}$	$0.1 \times 10^{-3}$	$40.73 \times 10^{-3}$	$216.9 \times 10^{-6}$	4.59
$0.2 \times 10^{-3}$	5.03	$0.1 \times 10^{-3}$	$21.2 \times 10^{-3}$	$218.7 \times 10^{-6}$	$45.98 \times 10^{-3}$	4.58
$0.2 \times 10^{-3}$	$0.2 \times 10^{-3}$	$0.1 \times 10^{-3}$	$0.1 \times 10^{-3}$	$218.34 \times 10^{-6}$	$216.91 \times 10^{-6}$	$1.1 \times 10^{-3}$
5.03	5.03	$11.4 \times 10^{-3}$	$10 \times 10^{-3}$	$24.89 \times 10^{-3}$	$21.69 \times 10^{-3}$	4.62

Table 1: Table for OR Gate

$V_A(V)$	$V_B(V)$	$V_{R1}(V)$	$V_{R2}(V)$	$I_{R1}(mA)$	$I_{R2}(mA)$	$V_Y(V)$
$0.2 \times 10^{-3}$	$0.2 \times 10^{-3}$	$-11.4 \times 10^{-3}$	$-9.9 \times 10^{-3}$	$-24.89 \times 10^{-3}$	$-21.47 \times 10^{-3}$	0.408
$0.2 \times 10^{-3}$	5.03	$-21.3 \times 10^{-3}$	0	$-46.5 \times 10^{-3}$	0	0.444
5.03	$0.2 \times 10^{-3}$	0	$-21.1 \times 10^{-3}$	0	$-45.72 \times 10^{-3}$	0.451
5.03	5.03	0	0	0	0	4.98

Table 2: Table for AND Gate

$V_i$ (V)	$V_{R1}$ (V)	$V_{R2}$ (V)	$V_{RC}$ (V)	$I_1$ (mA)	$I_2$ (mA)	$I_B$ (mA)	$I_C$ (mA)	$V_Y$ (V)
5.03	4.33	0.678	1.81	0.289	$6.83 \times 10^{-3}$	0.28212	2.23	$30.9 \times 10^{-3}$
$0.2 \times 10^{-3}$	0	0	0	0	0	0	0	5.03

Table 3: Table for RTL inverter

*Jishnu Mahamed*  
Signature

## Report

Please answer the following questions briefly in the given space.

1. Verify that the transistor will be operating in the saturation and cutoff region in two cases for the inverter circuit (Use experimental data for verification).

Ans.  $V_i = 0.2 \times 10^{-3} \text{ V}$ ,  $V_A = V_B = 0$ ,  $I_{R1} = I_{R2} = 0$ ,  $V_y = 5.03 \text{ V}$ .

So for  $V_i = 0.2 \times 10^{-3} \approx 0$ , BJT is in cutoff mode.

When,  $V_i = 5.03 \text{ V}$ ,  $\beta = \frac{I_c}{I_B} = \frac{2.23}{0.28217} = 7.903 \text{ mA}$

$\beta_F$ 's usual value is 30. So in this case  $\beta_F > \beta$ , it is a condition for saturation mode.


So for  $V_i = 5.03 \text{ V}$ , it is in saturation mode.

2. For an OR gate circuit, should  $I_{R1}$  and  $I_{R2}$  be equal theoretically when  $V_A = V_B = 5 \text{ V}$ ? Did you obtain a similar result in your experiment? Explain briefly.

Ans. When  $V_A = V_B = 5 \text{ V}$ . For this,  $I_{R1}$  &  $I_{R2}$  is equal theoretically.

$R_1 = R_2 = 450 \Omega$ ,  $I = \frac{V}{R} = \frac{5 - 0.7}{450}$ , so  $I_{R1}$  &  $I_{R2}$  are same.

We also got close to similar result from our experiment.



3. (For both OR & AND gate circuits) Will the diodes  $D_1$  and  $D_2$  turn ON, if  $V_A = V_B = 6 \text{ V}$  and  $V_z = 5 \text{ V}$ ? Explain briefly.


Ans. For OR Gate,

When  $V_A = V_B = 6 \text{ V}$

P terminal voltage  $>$  n terminal voltage

Current never flows low to high voltage to low voltage, so both of the diodes are ON.

$\therefore D_1$  and  $D_2$  will turn ON.



OR


For AND Gate,

When  $V_A = V_B = 6 \text{ V}$

P terminal voltage  $<$  n terminal voltage.

Current never flows low to high voltage, so both of the diodes are OFF.

$\therefore D_1$  and  $D_2$  will remain OFF.





AND



4. What is the function of  $V_R = 0V$  at the base of an inverter in figure 3?

Ans. The base-emitter junction is in reverse bias. Through the transistor, there will not flow any current, & so the transistor will remain off.  $I_B = I_C = I_E = 0$ , so, it will be in cut off mode. Basically, for cut off mode, we need to get  $V_B = 0V$ . If  $V_R = 0$  and  $V_{in} = 0$ , then it helps us to get  $V_B = 0V$ .

5. Assuming OR gate, Draw the output.



6. Write a discussion and include the following: your overall experience, accuracy of the measured data, difficulties experienced, and your thoughts on those.

The experiment helps us to understand how diode based logic gates works in real life. Since we did it practically, our understanding of the concept became stronger. The accuracy of our measured data was almost same to the theoretical values. There were small differences compared to the theoretical values due to internal voltage drops and slight variations in resistance etc. Because of loose connection, we faced some difficulties during the experiment and got unstable outputs sometimes. Overall, it gives us hands on experience in circuit building.