Last NAME: First Name:

Computer Science C.Sc. 342/343

Quiz on Pipeline and Cache CScor CPE

Please submit to me as DM on slack by 6:15 PM. Thank you. May 11, 2022

Please write your name on every page.

NO CORRECTIONS ARE ALLOWED !!!!! You may use back page for notes.

Please answer all questions. No computers are allowed.

Please hand write and sign statements affirming that you will not cheat: "I will neither give nor receive unauthorized assistance on this exam.

I will use only one computing device to perform this test"

Please hand write and sign here:

Question 1: (20 points) Pipelined MIPS processor from the book.

Show or list all of the dependencies in this program. For each dependency, indicate which instructions and register are involved.

add	\$8,	\$5,	\$5
add	\$2,	\$5,	\$8
sub	\$3,	\$8,	\$4
add	\$2,	\$2,	\$3

You can draw the dependencies using ARROWS, or describe them in words:

Last NAME:	First Name:	

Question 2: (20 points) Reordering Code to Avoid Pipeline Stalls

Consider the following code segment in C:

```
A=B+E;
C=B+ F;
```

Here is the generated MIPS code for this segment, assuming all variables are in memory and are addressable using relative addressing mode i.e. using offsets from register \$t0:

lw	\$tl, 0(\$t0)
lw	\$t2, 4(\$t0)
add	\$t3, \$t1,\$t2
SW	\$t3, 12(\$t0)
lw	\$t4, 8(\$t0)
add	\$t5, \$tl,\$t4
SW	\$t5, 16(\$t0)

Find the hazards in the following code segment explain, and reorder the instructions to avoid any pipeline stalls.

Last NAME:	First Name:
Question 3: (20 po	ints) Cache computations
Average Memory Access Time	
Assuming that memory tr	ansfers take a total of 80 clock cycles.
-	and a one-cycle hit time, what is the average memory access time?
` -	ints) What are the two characteristics of program
memory accesses t	nat caches exploit?

Last NAME:	First Name:
Question 5: (10 points) Please describe in one sentence what Cache miss is.	
Question 6: (10 points) Please describe in one sentence what is Cache hit.	