

CS 342000 | CS343000  
Instructor: Professor Izidor Gertner  
Spring 2022  
Azwad Shameem, 3/2/2022  
Laboratory Project 3: Adder Lab

## Table of Contents

---

Objective.....	3
Description of Specifications and Functionality .....	3
Specifications:.....	3
Functionality: .....	6
Task 1: Design in VHDL Half adder using two processes .....	6
Task 3: Design 1-bit Full-adder using Half adder as a component .....	7
Task 3: Design N = 4 bit adder using 1-bit Full adder as a component.....	8
Task 4: Design N = 4 bit a Add/Sub components that performs addition when the operations code = 0, and subtraction when the operations code = 1 .....	9
Task 5: Create a package where you put all components for future use .....	10
Task 6: Design N – bit add-sub unit using behavioral VHDL model .....	11
Task 9: Create N-bit adder/subtractor unit using lpm .....	15
Task 8: Verify your design in simulation using waveforms in ModelSim for N=4, and N=32 bits using Most positive, Most negative integer as a first operand, and integers 1 and/or 2 as a second operand. You have to demonstrate that flags are set correctly in appropriate cases.....	16
Task 9: LPM Add/Sub circuit with simulation and comparison .....	22
Task 10: Create a Test-Bench file in VHDL to test Add_SUB unit for n=16 bits. Please demonstrate that the test-bench detects an error (intentionally created) in your design and prints out simulation time, expected operand 1 and operand result value, actual result value, and values of operand 1 and operand 2 that caused the error. ....	24
Conclusion:.....	27

## Objective

The purpose of the adder lab was to design adders and all the intricacies that go along with it. In order to accomplish this task, we designed several adders with different inputs and outputs. For each task, we designed an adder or a testbench for an adder with variations to it.

## Description of Specifications and Functionality

### Specifications:

#### 1. Shameem\_03\_06\_22\_HalfAdder:

Shameem\_03\_06\_22\_A: Input A

Shameem\_03\_06\_22\_B: Input B

Shameem\_03\_06\_22\_Sum: The output from the circuit

Shameem\_03\_06\_22\_Carry: The carry output left over by the circuit

#### 2. Shameem\_03\_06\_22\_FullAdder:

Shameem\_03\_06\_22\_Cin: Input Cin

Shameem\_03\_06\_22\_A: Input A

Shameem\_03\_06\_22\_B: Input B

Shameem\_03\_06\_22\_Sum: The output from the circuit

Shameem\_03\_06\_22\_Carry: The carry output left over by the circuit

#### 3. Shameem\_03\_06\_22\_FourBitFullAdder

Shameem\_03\_06\_22\_Cin: Input Cin

Shameem\_03\_06\_22\_A: Input A

Shameem\_03\_06\_22\_B: Input B

Shameem\_03\_06\_22\_Sum: The output from the circuit

Shameem\_03\_06\_22\_Cout: The cout output left over by the circuit

#### 4. Shameem\_03\_06\_22\_FourBitFullAddersub

Shameem\_03\_06\_22\_Operation: Input operation code

Shameem\_03\_06\_22\_A: Input A

Shameem\_03\_06\_22\_B: Input B

Shameem\_03\_06\_22\_Sum: The output from the circuit

Shameem\_03\_06\_22\_Carry: The carry output left over by the circuit

#### 5. Shameem\_03\_06\_22\_Package

A collection of all the components in the lab

#### 6. Shameem\_03\_06\_22\_NBitFullAdderSub

Shameem\_03\_06\_22\_Operation: Input operation code

Shameem\_03\_06\_22\_A: Input A

Shameem\_03\_06\_22\_B: Input B

Shameem\_03\_06\_22\_Sum: The output from the circuit

Shameem\_03\_06\_22\_Cout: The cout output left over by the circuit

#### 7. Shameem\_03\_06\_22\_NBitFullAdderSubFlags

Shameem\_03\_06\_22\_Operation: Input operation code

Shameem\_03\_06\_22\_A: Input A

Shameem\_03\_06\_22\_B: Input B

Shameem\_03\_06\_22\_Sum: The output from the circuit

Shameem\_03\_06\_22\_Cout: The cout output left over by the circuit

Shameem\_03\_06\_22\_Overflow: If the operation had an overflow

Shameem\_03\_06\_22\_Negative: If the operation ended up negative

Shameem\_03\_06\_22\_Zero: If the operation ended up as a negative

8. Shameem\_03\_06\_22\_NBitLPMAAddSub

Shameem\_03\_06\_22\_Operation: Input operation code

Shameem\_03\_06\_22\_A: Input A

Shameem\_03\_06\_22\_B: Input B

Shameem\_03\_06\_22\_Sum: The output from the circuit

Shameem\_03\_06\_22\_Cout: The cout output left over by the circuit

## Functionality:

### Task 1: Design in VHDL Half adder using two processes




Figure 1: Half Adder VHDL Code

Half Adder utilizes two processes as required in order to compute. The circuit has inputs A and B and outputs the sum as the result and a carry output. The circuit also has compiled successfully in the Quartus application.

### Task 3: Design 1-bit Full-adder using Half adder as a component




Figure 2: Full Adder VHDL Code

The 1-bit Full Adder circuit utilizes two Half Adders as a component. The Full adder has the same inputs and outputs as the Half adder with the exception of an additional input called Cin over the Half Adder.

### Task 3: Design N = 4 bit adder using 1-bit Full adder as a component




Figure 3: The 4-bit Full Adder VHDL code

The 4-bit Full Adder utilizes four full adders in order to become a four bit adder circuit. The 4-bit Full adder also has the same inputs as the Full Adder with the exception that inputs A and B are now vectors that contain a 4 bit binary instead of a single bit. Also the 4-bit Full Adder and the included components utilized in the 4-bit Full Adder code compiled and ran successfully on Quartus in the image above.



### Task 4: Design N = 4 bit a Add/Sub components that performs addition when the operations code = 0, and subtraction when the operations code = 1




Figure 4: Four bit Full Adder/sub VHDL code

The four bit Full Adder/sub is a circuit that computes addition or subtraction depending on the operation code input. The four bit Full Adder/sub also has a variance to its input compared to the other circuit which is the operation input. If the operations code input is zero, then it adds otherwise if the operations code input is one then it computes subtraction. The four bit full Adder/sub also uses a vector of 4 bits and therefore it utilizes four full Adders as components in order to compute addition or subtraction. The four bit Full Adder/sub compiles and all of the components utilized in the circuit also compiled successfully on the Quartus application.

## Task 5: Create a package where you put all components for future use




Figure 4: VHDL Code for Package




Figure 5: VHDL Code for Package Continued  
The Package VHDL code just has all the components used in the lab.

## Task 6: Design N – bit add-sub unit using behavioral VHDL model




Figure 6: N-Bit Full AdderSub behavioral VHDL code

The N-bit Full AdderSub circuit utilizes N as an integer to make a circuit that is able to compute addition or subtraction for any N bits. The N-bit Full AdderSub circuit utilizes an operation code input and inputs A and B and output Sum to compute addition or subtraction for N bits. The N-bit Full AdderSub circuit utilizes behavioral VHDL programming only by using a for loop to basically compute the logic for a Full Adder for 0 to N-1 times in order to compute addition or subtraction for N bits.

## Task 7: You have to design a circuit to output overflow, zero, negative flags for N-bit add/sub.




Figure 7: VHDL Code for N-Bit Full Adder/Sub with flags

The N-Bit Full Adder/Sub with flags circuit utilizes the same logic from the N-Bit Full Adder/Sub circuit but adds an additional three outputs called Zero, Negative, Overflow. The logic from the original N-Bit Full Adder/Sub circuit utilizes the behavioral logic for a one bit Full Adder and repeats the logic for 0 to N times in order to compute addition or subtraction for N bits. The logic to check the negative flag is if the output's leftmost bit is 1 it means that the signed binary version of that number is negative. Therefore, if the sum outputs leftmost bit is negative, meaning the leftmost bit is 1, that means we will call the negative flag as 1 because the output is negative.




Figure 8: VHDL code for N Bit Full Adder/Sub with Flags Continued

The overflow flag is only 1 when certain conditions are satisfied. The conditions for addition, when the operation code is equal to zero, are the following, when two positives adding equal a negative or when two negatives adding equals a positive. If these cases for addition are satisfied the overflow flag will be triggered to one because these events should not happen unless there has been an overflow error. The conditions for negatives, when the operations code is equal to one, are the following, when one positive minus a negative equal a negative or when a negative minus a positive equal a positive. If these cases for subtraction are satisfied then the overflow flag is triggered and the value of the overflow flag will be shown as one in the simulation.




Figure 9: VHDL Code for N-Bit Full Adder/Sub with flags Continued

The zero flag for the N-Bit Full Adder/Sub with flags is quite simple, we make a N-1 downto 0 vector that is equal to 0 for the N bits and then we check if the result of the circuit is equal to that vector. If the results of the circuit is equal to the zero vector than pretty much we know that the output is zero and the zero flag shall be triggered as one in the simulation. Otherwise, if it's not equal we do not trigger the zero flag and it will stay as 0.

## Task 9: Create N-bit adder/subtractor unit using lpm

The screenshot displays the Quartus Prime Lite Edition interface. The main window shows the VHDL code for an N-bit adder/subtractor unit. The code is as follows:

```

2  USE ieee.std_logic_1164.all;
3  LIBRARY lpm;
4  USE lpm.lpm_components.all;
5
6  ENTITY Shameem_03_06_22_NBitLPMAddSub IS
7      generic (N: integer := 16);
8      PORT (Shameem_03_06_22_operation: IN STD_LOGIC;
9            Shameem_03_06_22_A, Shameem_03_06_22_B: IN STD_LOGIC_VECTOR (N-1 DOWNTO 0);
10           Shameem_03_06_22_Result: OUT STD_LOGIC_VECTOR (N-1 DOWNTO 0);
11           Shameem_03_06_22_overflow: OUT STD_LOGIC);
12 END Shameem_03_06_22_NBitLPMAddSub;
13
14 ARCHITECTURE arch OF Shameem_03_06_22_NBitLPMAddSub IS
15     SIGNAL Shameem_03_06_22_sub_wire0: STD_LOGIC;
16     SIGNAL Shameem_03_06_22_sub_wire1: STD_LOGIC_VECTOR (N-1 DOWNTO 0);
17     COMPONENT lpm_add_sub
18     GENERIC (lpm_width: NATURAL;
19             lpm_direction: STRING;
20             lpm_type: STRING;
21             lpm_hint: STRING);
22     PORT (dataa: IN STD_LOGIC_VECTOR (N-1 DOWNTO 0);
23           add_sub: IN STD_LOGIC;
24           datab: IN STD_LOGIC_VECTOR (N-1 DOWNTO 0);
25           overflow: OUT STD_LOGIC;
26           result: OUT STD_LOGIC_VECTOR (N-1 DOWNTO 0) );
27 END COMPONENT;
28 BEGIN
29     Shameem_03_06_22_overflow <= Shameem_03_06_22_sub_wire0;
30     Shameem_03_06_22_Result <= Shameem_03_06_22_sub_wire1(N-1 DOWNTO 0);
31     lpm_add_sub_component: lpm_add_sub
32     GENERIC MAP (lpm_width => N,
33                 lpm_direction => "UNUSED",
34                 lpm_type => "LPM_ADD_SUB",
35                 lpm_hint => "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO");
36     PORT MAP (dataa => Shameem_03_06_22_A,
37              add_sub => Shameem_03_06_22_operation,
38              datab => Shameem_03_06_22_B,
39              overflow => Shameem_03_06_22_sub_wire0,
40              result => Shameem_03_06_22_sub_wire1);
41 END arch;
42

```

The Messages window at the bottom shows the following messages:

- 332154 The derive\_clock\_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
- 332140 No Setup paths to report
- 332140 No Hold paths to report
- 332140 No Recovery paths to report
- 332140 No Removal paths to report
- 332140 No Minimum Pulse Width paths to report
- 332102 Design is not fully constrained for setup requirements
- 332102 Design is not fully constrained for hold requirements
- Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
- 293000 Quartus Prime Full Compilation was successful. 0 errors, 15 warnings

Figure 10: VHDL code for LPM N-bit Adder/subtractor unit

The requirement for the LPM N-bit Adder/subtractor unit is basically to utilize the LPM library and make a N-bit Adder/subtractor utilizing the library. The LPM library very helpful in making this circuit because it removes most of the need for creating logic and allows us to directly use the addsub circuit from the LPM library in order to make a adder/subtractor unit. Then we can use N as a generic integer in the LPM's width to make the adder/subtractor from LPM work for N bits.



Task 8: Verify your design in simulation using waveforms in ModelSim for N=4, and N=32 bits using Most positive, Most negative integer as a first operand, and integers 1 and/or 2 as a second operand. You have to demonstrate that flags are set correctly in appropriate cases.




Figure 11: 4-bit Waveform for N-Bit Full Adder/Sub with flags. Waveforms are in hexadecimal.

The waveform will be explained by the cases provided for every 100 ns.

Case A) Most positive 4 bit integer plus one. (Numbers in hexadecimal)

The Sum is correct for case A because it shows  $7+1=8$  which is correct.

The Zero flag is correct because 8 is not zero, so zero flag is 0.

The Negative Flag is also correct because 8 is actually 1111 in 4 bits binary meaning, that for 4 bits signed integers it's a negative number.

The Overflow flag is correct because in 4 bits binary 1111 is negative which is shows two positives adding to equal negative, hence why the overflow flag is 1



Case B) Most positive 4 bit integer minus one. (Numbers in hexadecimal)

The Sum is correct for case B because it shows  $7-1=6$  which is correct.

The Zero flag is correct because 8 is not zero, so zero flag is 0.

The Negative Flag is 0 and correct because 6 has leftmost bit as 0.

The Overflow flag is 0 and correct because positive + positive = positive is right.

Case C) Most Negative 4 bit integer plus one. (Numbers in hexadecimal)

The Sum is correct for case C because it shows  $8 + 1 = 9$  which is correct.

The Zero flag is correct because 9 is not zero, so zero flag is 0.

The Negative Flag is 1 and correct because hexadecimal 9 in binary has leftmost bit as 1.

The Overflow flag is 0 and correct because it did not trigger an overflow error which only occurs when positive + positive = negative or negative + negative = positive.

Case D) Most Negative 4 bit integer minus one. (Numbers in hexadecimal)

The Sum is correct for case D because it shows  $8 - 1 = 7$  which is correct.

The Zero flag is correct because 8 is not zero, so zero flag is 0.

The Negative Flag is 0 and correct because hexadecimal 7 in binary has leftmost bit as 1.

The Overflow flag is 1 and is correct because for 4 bit binary we have a negative minus a positive equaling a positive

Case E) Most Positive – Most Negative. (4 bits) (Numbers in hexadecimal)

The Sum is correct for case E because it shows  $7 - 8 = F$  which is not correct normally but right in this case since it's for 4 bits.

The Zero flag is correct because F is not zero, so zero flag is 0.

The Negative Flag is 1 and correct because hexadecimal F in binary has leftmost bit as 1.

The Overflow flag is 1 and is correct because for 4 bit binary we get a positive minus a negative equaling a negative.

Case F) Most Positive + Most Negative. (4 bits) (Numbers in hexadecimal)

The Sum is correct for case F because it shows  $7 + 8 = F$  which is not correct normally but right in this case since it's for 4 bits.

The Zero flag is correct because F is not zero, so zero flag is 0.

The Negative Flag is 1 and correct because hexadecimal F in binary has leftmost bit as 1.

The Overflow flag is 0 and is correct because we get a positive adding a negative which may end up as a negative number so no error.

Case G) Most Positive - Most Positive. (4 bits) (Numbers in hexadecimal)

The Sum is correct for case G because it shows  $7 - 7 = 0$ .

The Zero flag is correct because 0 is zero, so zero flag is 1.

The Negative Flag is 0 because 0 is not negative.

The Overflow flag is 0 because no overflow error conditions were satisfied.




Figure 12: 32-bit Waveform for N-Bit Full Adder/Sub with flags. Waveforms are in hexadecimal.

The waveform will be explained by the cases provided for every 100 ns.

Case A) Most positive 32 bit integer plus one. (Numbers in hexadecimal)

The Sum is correct for case A because it shows correct output.

The Zero flag is correct because the result is not zero, so zero flag is 0.

The Negative Flag is also correct because the result's leftmost bit in 16 bit binary is 1.

The Overflow flag is 1 and is correct because in 32 bit binary we get positive + positive equals a negative.

Case B) Most positive 32 bit integer minus one. (Numbers in hexadecimal)

The Sum is correct for case B shows the correct result.

The Zero flag is correct because the result is not zero, so zero flag is 0.

The Negative Flag is 0 and correct because the result in 16 bit binary has leftmost bit as 0.

The Overflow flag is 0 and correct because positive – positive may be negative.

Case C) Most Negative 32 bit integer plus one. (Numbers in hexadecimal)

The Sum is correct for case C because the correct 16 bit result.

The Zero flag is correct because the result is not zero, so zero flag is 0.

The Negative Flag is 1 and correct because the 32 bit result

The Overflow flag is 0 and correct because it did not trigger an overflow error which only occurs when positive + positive = negative or negative + negative = positive.

Case D) Most Negative 32 bit integer minus one. (Numbers in hexadecimal)

The Sum is correct for case D because the result is correct.

The Zero flag is correct because the result is not zero, so zero flag is 0.

The Negative Flag is 0 because the result's 32 bit binary has leftmost bit as 0.

The Overflow flag is 1 and is correct because for 32 bit binary we have a negative minus a positive equaling a positive.

Case E) Most Positive – Most Negative. (32 bits) (Numbers in hexadecimal)

The Sum is correct for case E the result is correct.

The Zero flag is correct because the result is not zero, so zero flag is 0.

The Negative Flag is 1 and correct because leftmost 32 bit number is 1.

The Overflow flag is 1 and is correct because for 32 bit binary we get a positive minus a negative equals a negative.

Case F) Most Positive + Most Negative. (32 bits) (Numbers in hexadecimal)

The Sum is correct for case F the result is correct.

The Zero flag is correct because the result is not zero, so zero flag is 0.

The Negative Flag is 1 and correct because leftmost 32 bit number is 1.

The Overflow flag is 0 and is correct because a positive + negative may be a negative.

Case G) Most Positive - Most Positive. (32 bits) (Numbers in hexadecimal)

The Sum is correct for case F the result is correct.

The Zero flag is correct because the result is zero, so zero flag is 0.

The Negative Flag is 0 because 0 is not negative.

The Overflow flag is 0 and is correct because positive – positive may be 0.

## Task 9: LPM Add/Sub circuit with simulation and comparison




Figure 13: N-Bit LPM Waveform Simulation (16 bit simulation)




Figure 14: N-Bit AdderSub Waveform Simulation (16 bit simulation)

As you can see in figure 13 and figure 14 the N-bit Addsub unit simulated for 16 bits and the N-bit Addsub using LPM has the same inputs and same result value obtained from the circuits. The only difference is that for LPM operations value 0 is subtraction and operations value 1 is addition. Therefore, while the circuits other outputs may differ slightly the actual output result is the same.

**Task 10:** Create a Test-Bench file in VHDL to test Add\_SUB unit for n=16 bits. Please demonstrate that the test-bench detects an error (intentionally created) in your design and prints out simulation time, expected operand 1 and operand result value, actual result value, and values of operand 1 and operand 2 that caused the error.




Figure 15: Test Bench utilized for testing Add\_SUB unit for n=16 bits and printouts for simulation time operand 1,2 and result value plus real value

The test bench is quite simple it adds two 16 bit binaries and checks if the result is not the actual result. If the result is not the true answer it will declare an error and trigger the severity failure. However, if the result is the actual result, then it will succeed. In both situations of success or failure the test bench will print out simulation time, operand A and operand B plus the circuit's computed result plus the actual answer.






Figure 16: Printout the intentional error made to show that the Test-Bench throws an error if an error occurs

Clearly, an error was detected in the testbench. We purposely constructed this error by making the actual answer wrong so that when it checks the circuits answer with the actual answer it will think it's wrong and therefore trigger an error. In the printouts of the testbench the simulation time is posted and operands A and B plus the results of the circuit. Also, we can see the incorrect actual value that the testbench was given.

The screenshot shows the ModelSim - INTEL FPGA STARTER EDITION 2020.1 interface. The Transcript window is open, displaying the following text:

```
# Compile of Shameem_03_06_22_NBitFullAdderSubFlags.vhd was successful.
# Compile of Shameem_03_06_22_NBitFullAdderSubFlagsTestBench.vhd was successful with warnings.
# 2 compiles, 0 failed with no errors.
VSI12> run -all
# GetModuleFileName: The specified module could not be found.
#
#
** Note: No errors detected. The simulation was successful
Time: 201 ns Iteration: 0 Instance: /shameem_03_06_22_nbitfulladdersubflagstestbench
** Note: Input A = 30
Time: 201 ns Iteration: 0 Instance: /shameem_03_06_22_nbitfulladdersubflagstestbench
** Note: Input B = 1
Time: 201 ns Iteration: 0 Instance: /shameem_03_06_22_nbitfulladdersubflagstestbench
** Note: The result = 31
Time: 201 ns Iteration: 0 Instance: /shameem_03_06_22_nbitfulladdersubflagstestbench
** Failure: The value of actual SUM should be 31
Time: 201 ns Iteration: 0 Process: /shameem_03_06_22_nbitfulladdersubflagstestbench/line_26 File: C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 3/Task 10/Shameem_03_06_22_NBitFullAdderSub/Shameem_03_06_22_NBitFullAdderSubFlagsTestBench.vhd
# Break in Process line_26 at C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 3/Task 10/Shameem_03_06_22_NBitFullAdderSub/Shameem_03_06_22_NBitFullAdderSubFlagsTestBench.vhd line 41
VSI13>
```

The bottom status bar shows: Project: Shameem\_03\_06\_22\_NBitFullAdderSub | Now: 201 ns Delta: 0 | sim:/shameem\_03\_06\_22\_nbitfulladdersubflagstestbench/line\_26

Figure 17: The Test-Bench printouts no error when correct and printouts input values result and the actual values

Clearly, no error was detected in the testbench. This time around we did not input this error so that when it checks the circuits answer with the actual answer it will think it's correct as long as the circuit obtains the correct result. In the printouts of the testbench the simulation time is posted and operands A and B plus the results of the circuit. Also, we can see the actual value that the testbench was given.

### Conclusion:

The Adder lab was a great way to experiment with VHDL behavioral and structural code. In addition, the Adder lab gave us an insight about using libraries such as LPM and package creation. Furthermore, we were able to create circuits that would work for any number of N bits instead of creating circuits that are strictly defined for a number of bits. Lastly, this exercise also gave us good practice with ModelSim to simulate the circuits we made and make testbench to printout or show numbers in hexadecimal or any base.