Design of Gilbert Cell Multiplier using 28nm CMOS Technology

B Kavya Shruthi
Dept. Of Electronics and
Communication Engineering

SRM Institute of Science and Technology, Kattankulathur Campus Kattankulathur, India bk8010@srmist.edu.in

Abstract— This document explores the design of a Gilbert cell using 28nm CMOS technology. A Gilbert cell is a mixer. It multiplies two input signals and produces their product as the output. It allows 4-quadrant multiplication. Hence, it is an integral component of integrated circuit balanced multipliers.

Keywords—Gilbert cell, balanced multiplier, 28nm CMOS

I. RERENCE CIRCUIT DETAILS

The Gilbert cell is based on cascode structure. It is formed by stacking two differential pairs on top of a control differential pair. CMOS technology is better suited for digital circuits than bipolar technology due to its low processing cost and low power consumption. However, reaching the level of nonlinear error that bipolar multipliers can achieve is difficult in CMOS technology.[2]




Figure 1: Gilbert cell [3]

II. REFERENCE CIRCUIT DESIGN




Figure 2: Circuit diagram of a CMOS multiplier using Gilbert cell [1]

III. REFERENCE WAVEFORMS AND AREA ESTIMATE




Figure 3: Multiplier of two sine waves of the same frequency [1]

Table 1: Performance parameters of reference circuit fabricated using 0.8µm CMOS technology [1]

Power supply voltage	2V
Bias currents (M14A~M18A, M14B~18B)	12 μ A
Input range	±0.4V
Linearity error	< 1.3%
-3dB Frequency	288MH
Power dissipation	255 μ W
Active chip area	130×2 μm^2

REFERENCES

- [1] Lee, G., Choi, H., Yu, Y., Kim, T., Kim, J. and Kim, D., 1999. Design of A CMOS Analog Multiplier using Gilbert Cell. [online] Koreascience.or.kr. Available at:
- https://www.koreascience.or.kr/article/JAKO199911921383249.pdf [Accessed 19 February 2022]..
- [2] M. Dhieb, M. Lahiani, and G. Hamadi, "Design of Gilbert Cell in CMOS Technology: Pulse Wideband Multiplier," in The ninth international conference on Sciences and Techniques of Automatic control & computer engineering (STA 2008), Dec. 2008.
- [3] B. Razavi, Design of analog CMOS integrated circuits. McGraw-Hill Education: New York, 2017.
- [4] B. Gilbert, "A Precise Four-Quadrant Multiplier with Subnanosecond Response," IEEE J. Solid-State Circuits, vol. SC-3, pp. 365–373, Dec. 1968.