



Braylee Cumro

1)

Note: the page fault is simple in this diagram because we do not have page replacement. This homework works with the TLB, ptAccess, and page fault functions to make this simplified model. There is infinite space in homework twelve.

This will also be a separate pdf file called hw12 if that makes it easier to read and follow.








2)

This takes twelve homework assignments and adds in replacement. We are using LRU.


This will be a separate file called hw13 a pdf in this zip file, so it is easier to read.





3)

I used the diagram from the textbook for reference shown below. It was on page 936.



a. TLB hit cache hit \rightarrow possible
 $5ns (TLB \text{ access}) + 12ns (cache \text{ access})$
17ns

b. TLB miss, page table hit, cache hit \rightarrow possible
 $5ns (TLB \text{ access}) + 200ns (page \text{ table access}) + 12ns (cache \text{ access})$
217ns

c. TLB miss, page table hit, cache miss \rightarrow possible
 $5ns (TLB \text{ access}) + 200ns (page \text{ table access}) + 12ns (cache \text{ access}) + 200ns (mem \text{ access})$
417ns

d. TLB miss, page table miss \rightarrow possible
 $5ns (TLB \text{ access}) + 200ns (page \text{ table access}) + 200ms (disk \text{ reference}) + 5ns (TLB \text{ access restored}) + 12ns (cache hit)$
 $5ns + 200ns + 200ms + 5ns + 12ns$
 \downarrow
 $1ms = 1 \times 10^6 ns$
 $200 \times 10^6 = 200000000$
 $5ns + 200ns + 200000000 + 5ns + 12ns = \underline{200000222ns}$

I got that all scenarios were possible. An impossible one would be a TLB miss, page table miss, cache hit because the cache value would be old if it was not present in the page table.

For a TLB hit and cache hit I got it took 17ns.

For a TLB miss, page table hit, cache hit I got 217ns

For a TLB miss, page table hit, cache miss I got 417ns

For a TLB miss and a page table miss I got 200000222ns

For the Effective access time (EAT):

$$EAT = TLB \text{ hit ratio} \times \text{time for TLB hit} + (1-H) \text{ cache hit time} + (1-H \times H_2) \text{ mem access time}$$

time for TLB hit = 5ns $1 - 0.9 = 0.1$ cache hit = 12ns $1 - 0.9$
 $\cdot 1 \times 0.002 = 0.002$ remaining %
 $0.9 \times 5ns + 0.098 \times 12ns + 0.002 \times 200ns$
 $4.5 + 1.176 + 0.04 = \underline{5.716ns}$

I got 5.716 ns

I got this by multiplying the TLB hit ratio by the time for a TLB hit. Then I added to that 1-TLB hit ratio times the hit ratio for the cache and multiplied that by the time for a cache hit. The final bit was to take the remaining percentage ($1 - \text{hit ratio TLB} - (1 - \text{TLB hit ratio} - \text{cache hit ratio})$) which gave me the percentage of a hit for the memory access. This was multiplied by the time a memory access takes.

4) A TLB miss does not always indicate that a page is missing from the memory. The page can still be in the page table even if it is not in the TLB and thus still be in the memory. This can happen because the TLB is a cache for the page table, and in being such it often has a smaller set of pages for faster lookup than going into the page table. Since the page table is typically a smaller structure that works like a cache for the page table, there can be a miss in the TLB but a hit in the page table and in that case the page was not missing from memory only from the page table.

5) How many pages are there in virtual memory?

There is 2^7 or 128 pages in the virtual memory.

I got this number by taking the bytes of virtual memory 2^{12} and dividing it by the page size 2^5 .

How many page frames are there in the main memory?

There is 2^5 or 32 page frames in the main memory.

I got this by taking the size of the main memory 2^{10} and dividing it by the page size 2^5 .

How many entries are in the page table for a process that uses all available virtual memory?

There are 32 entries in a page table that uses all the virtual memory.