

## Final FPGA and HDL

The objective is to load these instructions into memory and execute them on the FPGA board:

1. LW 5 201 1001\_0101\_1100\_1001
2. LW 6 202 1001\_0110\_1100\_1010
3. ADD 7 5 6 0000\_0111\_0101\_0110
4. SW 7 203 1010\_0111\_1100\_1011
5. LI 8 250 1000\_1000\_1111\_1010
6. SUB 4 8 5 0001\_0100\_1000\_0101
7. SW 4 204 1010\_0100\_1100\_1100
8. SRA 3 7 0111\_0010\_0111\_0000
9. XOR 2 3 4 0100\_0010\_0011\_0100
10. SW 2 205 1010\_0010\_1100\_1101

Store suitable initial values at memory locations 201 and 202

Output: Show the values in memory locations 203, 204 and 205 in a 7-segment display once all instructions are executed.

At the memory locations 201 and 202 I have stored the integers 32 and 64 respectfully so our output should be:

1. LW r5 <- x0020
2. LW r6 <- x0040
3. ADD r7 r5 r6 == r7 <- x0060
4. SW r7 -> MEM[203] x0060 -> MEM[203]
5. LI r8 <- 250 // REMEBER THIS IS SIGNED EXTENDED IMMEDIATE MEANING xFFFA
6. SUB r4 r8 r5 == r4 <- xFFFA - x20 goes to xFFDA
7. SW r4 -> MEM[204] xFFDA -> MEM[204]
8. SRA r3 r7 == 0011 0000 x30
9. XOR r2 r3 r4 == 0000 0000 0011 0000 XOR 1111 1111 1101 1010//1111 1111 1110 1010 xFFEA
10. SW r2 -> MEM[205]


Starting off, for ALU control I made a 3 bit wide signal to execute the following:

ADD = 000;  
SUB = 001;  
AND = 010;  
OR = 011;  
XOR = 100;  
NOT = 101;  
SLA = 110;  
SRA = 111;

Next all I had to do was build each of the modules and thoroughly understand the controller to assert correct signals:

## ALU Operations

$a+b$   
 $a-b$   
 $a \cdot b$   
 $a/b$   
 $a^b$   
 $\sim a$   
 $a \ll l$   
 $a \gg l$



## Control signals

### Action

$W\_wr$  loads destination register address

$R_p\_rd$  loads source reg add

$R_q\_rd$  loads target reg add

$alu\_s$  Controls ALU functioning

$RF\_S$  MUX Selects RF-W-Data, R-data, or ALU output to RF

$IR\_ld$  loads R-data to IR

$PC\_ld$  loads IR to PC

$PC\_clr$  reset PC

$PC\_inc$  increments PC by 2<sup>8</sup>


$D\_addr$  MUX selects PC or IR Dir

$D\_r$  read memory

$D\_wr$  write to memory

$RF\_RP\_zero$  zero flag

After understanding ALU and control signals I created a diagram showing the progression of states in StateTransitions.xlsx and here:



These are the corresponding clock cycles for each instruction

Green signifies start of instruction and red signifies end of instruction returning to FETCH:


	1 cc	2 cc	3 cc	4 cc
ALU (ADD, SUB, AND, OR, XOR, NOT, SLA, SRA)	FETCH Fetches instruction and loads into IR	DECODE Increments PC and loads Rp and Rq buses, at same time opcode is sent to ALU for computation	EXECUTION Selects ALU datapath from MUX and writes to RF[W_addr]	
LI	FETCH Fetches instruction and loads into IR	DECODE Increments PC and selects RF_W_data sign extended on MUX to write to RF[W_addr]		
LW	FETCH Fetches instruction and loads into IR	DECODE Increments PC and writes MEM[D_addr] to RF[W_addr] register		
SW	FETCH Fetches instruction and loads into IR	DECODE Increments PC and loads our DEST part of instruction code into Rp address bus	EXECUTION Writes the input W_data into MEM[D_addr]	
BIZ/BNZ	FETCH Fetches instruction and loads into IR	DECODE Increments PC and loads RF[RF_Rp_addr]	WAIT RF_Rp_zero MUST be asserted during this time to check if Rp output is 0 or not	CHECK Load offset into PC if RF_Rp output is zero or not; else return to FETCH
JAL	FETCH Fetches instruction and loads into IR	DECODE Increments PC and loads PC into RF[RF_Rp_addr]	EXECUTION Writes to RF and offsets PC	
JMP	FETCH Fetches instruction and loads into IR	DECODE Increments PC and decodes instruction	EXECUTION offsets PC	
JR	FETCH Fetches instruction and loads into IR	DECODE Increments PC	EXECUTION Loads the	

	instruction and loads into IR	and loads RF[RF_Rp_addr]	registers contents into PC without adding offset	
--	-------------------------------	--------------------------	--	--


Given all previous information + tables I coded in the states and asserted signals to get results shown below. If you wish to see my code it is archived in RISC\_Processor.xpr.zip.

### Now here is a test bench of the instructions to be demonstrated:

Here you can see the changes instructions 1 through 3 make on the RF register stack.




Next we can see the SW instruction and LI instruction




Update memory stack now shows x060 in MEM[203]:



### SUB and SW instruction:



### 8,9,10 instructions



### Final updated registers:

RF


✓ reg_stack_0][15:0]	0000,0000,0000,0000,0000,0000,0000,0000,0000,0000,0000,0000,0000,0000,0000,0000
> ♥ [15][15:0]	0000
> ♥ [14][15:0]	0000
> ♥ [13][15:0]	0000
> ♥ [12][15:0]	0000
> ♥ [11][15:0]	0000
> ♥ [10][15:0]	0000
> ♥ [9][15:0]	0000
> ♥ [8][15:0]	fffa
> ♥ [7][15:0]	0060
> ♥ [6][15:0]	0040
> ♥ [5][15:0]	0020
> ♥ [4][15:0]	ffd4
> ♥ [3][15:0]	0030
> ♥ [2][15:0]	ffea
> ♥ [1][15:0]	0000
> ♥ [0][15:0]	0000

## MEM


> ♥ [209][15:0]	0000	0000
> ♥ [208][15:0]	0000	0000
> ♥ [207][15:0]	0000	0000
> ♥ [206][15:0]	0000	0000
> ♥ [205][15:0]	ffea	ffea
> ♥ [204][15:0]	ffd4	ffd4
> ♥ [203][15:0]	0060	0060
> ♥ [202][15:0]	0040	0040
> ♥ [201][15:0]	0020	0020
> ♥ [200][15:0]	0000	0000
> ♥ [199][15:0]	0000	0000
> ♥ [198][15:0]	0000	0000

Now a Demo on the FPGA board:


First we can see the PC start at 00 after reset and show the IR (to the left of PC) being 0000 because this is before the first fetch.




Next it fetches from MEM[x00] returning first instruction:




Increments > Decodes > then fetches next




Next MEM address:




Next MEM address:




Next MEM address:




Next MEM address:




Next MEM address:




Next MEM address:




Next MEM address:




Next MEM address:




MEM[201] address:




MEM[202] address:



MEM[203] address:




MEM[204] address:



**NOTE:**


When PC gets to xFFDA this MEM address is loaded into IR causing it to jump due to 1111 opcode being a JR command. The JR command is pointing to register xD meaning 1101 or r13. In r13 is x0000 resulting in PC resetting to x00 so we don't get to see the PC pull out MEM[205] into the IR:



Reset to 0, working as intended.

So as the implementation given covers most instructions (ALU operations, JR, LW(I), and SW) here is the rest of instructions done on a test bench:


BIZ/BNZ:



For these sections:

1. Uses instruction LI (x80c9) to load xC9 Immediate into r0
2. Uses instruction BIZ (xB004) to check if the output of r0 is zero, since it is not 0 the PC increments instead of offsetting
3. Uses instruction BIZ (xB104) to check if the output of r1 is zero, since r1 == 0 the PC then increments by current PC (x03) + offset (x04) - (x01) resulting in final PC being x06


## JAL/JR:



For this section:

1. Receives JAL (xDF0C) instruction to offset by +x0C and store return address in r15,  
offset:  $x06 + x0C - x01 = x11$
2. Receives JR (xF0F0) instruction to return to register address stored in r15, loads register into PC  
and increments it by 1 to avoid recursion

## JMP



1. Receives instruction to JMP (xE030) offset by x30:  
Offset =  $x06 + x30 - x01 = x35$