



LAB 2

Q1




Q2

2 TO 1 MUX




2 TO 1 DEMUX



The digital multiplexer circuit known as a 2-to-1 multiplexer contains two data inputs, D_0 and D_1 , one selects line S , and one output, Y


The 1-to-2 demultiplexer, often known as a demux, has one select line, two output lines, and one input line.

(A)



A	Out Put
1	0
0	1



or



A	Output
0	1
1	0

(B)



Built from nand gate



A	B	C (Output)
0	0	0
0	1	0
1	0	0
1	1	1

A	B	X (AND)	Y (Output Z)
0	0	1	0
0	1	1	0
1	0	1	0
1	1	0	1

(C)





A	B	C
0	0	1
0	1	1
1	0	1
1	1	1

A	B	x1	x2	S2
0	0	1	1	0
0	1	1	0	1
1	0	0	1	1
1	1	0	0	1


we will use gate with the help of 3 number
gate sum can make the output of 4

(D)



A	B	C
0	0	0
0	1	1
1	0	1
1	1	0

A	B	x1	x2	x3	S
0	0	1	1	1	0
0	1	1	1	0	1
1	0	1	0	1	1
1	1	0	1	1	0



Select line	input		output
	D ₀	D ₁	Y
0	0	0	0
0	0	1	1
1	1	0	1
1	1	1	1


Q8



In	C	Out ₁	Out ₂
0	0	0	0
1	0	1	0
0	1	0	0
1	1	0	1


Q3.

③ 16-bit adder



④ Subtractor - 16-bit adder

Circuit diagram



Truth table

x	y	B_i	B_0	D
0	0	0	0	0
1	0	0	0	1
0	1	0	1	1
1	1	0	0	0
0	0	1	1	1
1	0	1	0	0
1	1	1	1	1

Here $D = x \oplus y \oplus B_i$

output $B_0 = x'y + y'B_i + x'B_i$

