

# IC Design

## Homework # 3

(Due on 2021/12/09, 09:00. Verilog code and Report upload to CEIBA)

- ✧ Plagiarism is not allowed. 10% penalty for each day of delay.
- ✧ Any further questions, you can send e-mail to the TA (陳帝宇) or leave messages on the board of the class website.
- ✧ TA email: [tp62u4m3@gmail.com](mailto:tp62u4m3@gmail.com), EE2-329

### Specifications

In this homework, you are asked to design a **gate-level combinational circuit** that finds the mode of the five given numbers. If there are more than one most frequent numbers, **choose the largest one**. The inputs of this circuit are **five 4-bit unsigned** digital values, denoted as  $i0$ ,  $i1$ ,  $i2$ ,  $i3$ ,  $i4$ . The output of the circuit, denoted as  $mode$ , is also a **4-bit unsigned numbers**.

Below are some examples of the I/O:

Input					Output
$i0$	$i1$	$i2$	$i3$	$i4$	$mode$
0x9	0xc	0x9	0x6	0xf	0x9
0x7	0xa	0x5	0x7	0x7	0x7
0xd	0x4	0xa	0x6	0x0	0xd
0x3	0xe	0x1	0x1	0xe	0xe

[HINT] Sorting after counting number of repetitions may not be fast enough, try to use other methods that are more specific for this spec.

There are some important things that you should notice:

- Your design should base on the **standard cells in the lib.v**. All logic operations in your design **MUST consist of the standard cells** instead of using the operands such as “+”, “-”, “&”, “|”, “>”, and “<”. **Note that the score of HW3 will be 0 if you use any of them.**
- Design your homework in the given “mode.v” file. **You are NOT ALLOWED to change the filename and the header of the top module (i.e. the module name and the I/O ports).**
- If your design contains more than one module, don’t create new file for them, just put those modules in “mode.v.”
- The output waveform will be dumped to file “**max\_mode.fsdb.**” You can use nWave to examine it.
- **For each set of input data, the test bench will allow your circuit to calculate**

**the sorter outputs within 20ns.** Once exceeding 20ns or detecting the correct answer from your circuit, the test bench will soon provide the new data set to your design until all 10000 data sets have been simulated.

## Grading

### 1. Gate-level design using Verilog (80%)

Your score will depend on both the correctness and performance of your design. We provide a “public” test bench with 10000 datasets. What follows is the grading policy:

Correctness & Performance	Score
Fail to pass the test bench.	$40 * (1 - \text{err \#} / 10000)$
Functionally correct	40
Critical Path < 8ns	45
Critical Path < 7ns	50
Critical Path < 6ns	55
Critical Path < 5ns	60
Critical Path < 4ns	70
Critical Path < 3ns	80
Using operands, not standard cell logic	0
Plagiarism	0

Testbench will provide related information for grading:

```
Congratulations! Your critical path is below 3!
Simulation complete via $finish(1) at time 210 US + 0
./tb_mode.v:265                                $finish;
ncsim> exit
```

**Critical Path <3ns**

## 2. Report (20%)

You should also describe and discuss your design. Below are required items in your report.

- Circuit diagram (10%)  
Plot the circuit diagram of your design. You are encouraged to plot it hierarchically so that the reader can understand your design easily.
- Discussion (10%)  
Discuss about your design. For example, how do you find the maximum, which adder technique is adopted in your design, how do you improve your critical path.

## Notification

- Following are the files you will need (available on the class website)  
HW3.zip includes
  - **HW3\_2021.pdf** : this document.
  - **HW3\_tutorial** Verilog introduction
  - **mode.v**:  
Dummy design file. Program the design in this file.  
The header of the top module and the declaration of the I/O ports are predefined in this file and you cannot change them.
  - **lib.v**: standard cells.
  - **tb\_mode.v**:  
Testbench for your design.
  - **i0.dat, i1.dat, i2.dat, i3.dat, i4.dat**:  
Input patterns for test bench. Put these files in the folder that contains **tb\_mode.v** when doing simulation.
  - **golden.dat**:  
Output patterns of correct answers for test bench. Put this file in the folder that contains **tb\_mode.v** when doing simulation.
- The following files should be compressed and uploaded to CEIBA by due time.
  - Report (PDF format)
  - mode.v
- File name rule : *HW3\_(student id)\_v#*  
Ex. HW3\_b05901058\_v1.zip  
Ex. HW3\_b05901058\_v2.zip

TA：陳帝宇，EE2-329

TA email: [tp62u4m3@gmail.com](mailto:tp62u4m3@gmail.com)

HW3 Office hours: 12/06 14:00-16:00 @ 電二 329 室

12/08 12:00-14:00 @ 電二 329 室

If you have no time at office hours, you can email TA to discuss another time for appointment.