

A novel guard method of through-silicon-via (TSV)

Fengjuan Wang^{a)}, Jia Huang, and Ningmei Yu

*School of Automation and Information Engineering, Xi'an University of Technology,
Xi'an, Shannxi 710048, P. R. China*

a) wfxiao4@163.com

Abstract: An effective method of improving signal integrity of through-silicon-via (TSV) is proposed by adding a PN junction around conventional TSV. And the equivalent electrical model of the TSV with PN junction is proposed, based on which the S-parameters are obtained by ADS software and compared those of conventional TSV. It is shown that the TSV with PN junction offers more superior signal integrity than conventional TSV. Meanwhile, the S-parameters are validated by employing HFSS, and the results from ADS and HFSS show well agreements. Finally, a feasible fabrication process is given.

Keywords: through-silicon-via (TSV), guard method, PN junction, three-dimensional integrated circuit (3D IC)

Classification: Electron devices, circuits and modules

References

- [1] F. Wang, *et al.*: “Equivalent circuit model of through-silicon-via in slow wave mode,” *IEICE Electron. Express* **14** (2017) 20171025 (DOI: [10.1587/elex.14.20171025](https://doi.org/10.1587/elex.14.20171025)).
- [2] X. Yin, *et al.*: “Metal proportion optimization of annular through-silicon via considering temperature and keep-out zone,” *IEEE Trans. Compon. Packag. Manuf. Technol.* **5** (2015) 1093 (DOI: [10.1109/TCPMT.2015.2446768](https://doi.org/10.1109/TCPMT.2015.2446768)).
- [3] L. Qian, *et al.*: “Electrical modeling and analysis of a mixed carbon nanotube based differential through silicon via in 3D integration,” *IEEE Trans. Nanotechnol.* **15** (2016) 155 (DOI: [10.1109/TNANO.2015.2509019](https://doi.org/10.1109/TNANO.2015.2509019)).
- [4] Q. Lu, *et al.*: “Electrical modeling and characterization of shield differential through-silicon vias,” *IEEE Trans. Electron Devices* **62** (2015) 1544 (DOI: [10.1109/TED.2015.2410312](https://doi.org/10.1109/TED.2015.2410312)).
- [5] N. H. Khan, *et al.*: “GND plugs: A superior technology to mitigate TSV-induced substrate noise,” *IEEE Trans. Compon. Packag. Manuf. Technol.* **3** (2013) 849 (DOI: [10.1109/TCPMT.2013.2241178](https://doi.org/10.1109/TCPMT.2013.2241178)).
- [6] X. Liu, *et al.*: “A model of air-gap through-silicon vias (TSVs) for microwave applications,” *IEEE Microw. Wireless Compon. Lett.* **25** (2015) 493 (DOI: [10.1109/LMWC.2015.2440659](https://doi.org/10.1109/LMWC.2015.2440659)).
- [7] L. J.-H. Lin and Y.-P. Chiou: “3-D transient analysis of TSV-induced substrate noise: Improved noise reduction in 3-D-ICs with incorporation of guarding structures,” *IEEE Electron Device Lett.* **35** (2014) 660 (DOI: [10.1109/LED.2014.2318301](https://doi.org/10.1109/LED.2014.2318301)).
- [8] X. Yin, *et al.*: “Effectiveness of $p+$ layer in mitigating substrate noise induced by through-silicon via for microwave applications,” *IEEE Microw. Wireless Compon. Lett.* **26** (2016) 687 (DOI: [10.1109/LMWC.2016.2597218](https://doi.org/10.1109/LMWC.2016.2597218)).

- [9] K.-D. Kim, *et al.*: “Effectiveness of a guard ring utilizing an inversion layer surrounding a through silicon via,” IEEE Electron Device Lett. **36** (2015) 268 (DOI: 10.1109/LED.2015.2391277).
- [10] I. Ndip, *et al.*: “Analytical, numerical-, and measurement-based methods for extracting the electrical parameters of through silicon vias (TSVs),” IEEE Trans. Compon. Packag. Manuf. Technol. **4** (2014) 504 (DOI: 10.1109/TCPMT.2013.2279688).
- [11] ADS software (2018) <http://www.keysight.com/en/pc-1297113/advanced-design-system-ads>.
- [12] HFSS software (2018) <http://www.ansys.com/Products/Electronics/ANSYS-HFSS>.
- [13] S. Adamshick, *et al.*: “Feasibility of coaxial through silicon via 3D integration,” Electron. Lett. **49** (2013) 1028 (DOI: 10.1049/el.2013.1165).

1 Introduction

Three-dimensional integrated circuit (3D IC) offers exciting alternative to traditional scaling by stacking the semiconductor layers vertically, resulting in a continuous increase in functionality, performance, and integration density of the IC [1, 2]. Through-silicon-via (TSV) allows for implementing vertical electrical connections between active layers, becoming the most significant technology of 3D IC [3]. Therefore, TSV-based 3D IC provides a most promising platform to implement “more-than-Moore” technologies [4].

However, TSV is a major source of substrate noise that threatens the performance of neighboring devices [5], and the coupling crosstalk noise among TSVs severely impacts the signal integrity of TSV channel [6]. Guarding ring is a widely used method to shield the TSV-induced noise. The $p+$ guard ring [7, 8] and the $n+$ /deep n-well guard ring [9] around TSV are respectively proposed as noise coupling suppression methods, but aim at reducing the coupling noise from TSV to devices, but cannot suppress the coupling noise among TSVs effectively. What is more, in order to be effective, the $p+$ guard ring and the $n+$ /deep n-well guard ring must be biased.

This letter proposes a novel guard method, making a PN junction around TSV, which can shield the noise from adjacent TSV dramatically, thus improve the signal integrity of TSV effectively and eliminate the trouble of biasing.

2 Method

The schematics of the conventional TSV and TSV with PN junction proposed in this work are shown in Fig. 1. With an addition of an N-silicon region around the conventional TSV, the proposed TSV configuration can be obtained. The corresponding structure parameters are listed as follows. Radius of cylindrical TSV metal r_m is 2.5 μm . Thickness of oxide liner t_{ox} is 0.1 μm . TSV height h is 50 μm . Thickness of N-silicon t is 2 μm .

According to the theory of transmission lines, for the cases of conventional TSV and the proposed TSV configuration, another identical TSV is needed as the

return-current path. Fig. 2 shows the schematic equivalent electrical models of conventional TSV and TSV with PN junction.




Fig. 1. Top and side views of cross-sectional schematics of different TSV configurations.




Fig. 2. Schematic equivalent electrical models of (a) conventional TSV and (b) TSV with PN junction.

Note that, N-silicon of the proposed TSV configuration need not be biased, for the reason that a reverse tubular PN junction is formed between the N-silicon and grounded silicon substrate. The junction capacitance can help reduce the total capacitance between signal TSVs and devices. As it is reverse-biased, PN junction can be approximated as barrier capacitor. Therefore, the inclusion of the PN junction is equivalent to an increase in the liner thickness. The junction capacitance can be evaluated as

$$C_{PN} = \frac{2\pi\epsilon_{si}h}{\ln\left(\frac{r_m + t_{ox} + w}{r_m + t_{ox}}\right)} \quad (1)$$

where w is the width of the space-charge region, which is determined by

$$w = \sqrt{\frac{2\epsilon_{si}V_{bi}}{q} \left(\frac{N_a + N_d}{N_a N_d}\right)} \quad (2)$$

where, ϵ_{si} is the permittivity of silicon; q is electronic charge; N_a and N_d are the doping concentration of P- and N-silicon, respectively; V_{bi} refers to the built-in potential barrier, which is obtained by

$$V_{bi} = \frac{kT}{q} \ln\left(\frac{N_a N_d}{n_i^2}\right) \quad (3)$$

where k is Boltzmann's constant; T is absolute temperature; and n_i is intrinsic carrier concentration at room temperature.

The resistance of TSV, including the skin and proximity effects of high speed circuits, is given by [10]

$$R_{TSV} = \sqrt{R_{TSV_dc}^2 + R_{TSV_ac}^2} \quad (4)$$

where R_{TSV_dc} and R_{TSV_ac} is the dc and ac resistance of the TSV

$$R_{TSV_dc} = \frac{h\rho_{TSV}}{\pi r_m^2} \quad (5)$$

$$R_{TSV_ac} = \frac{h\rho_{TSV}}{2\pi r_m \delta} \quad (6)$$

where r_m , h , and ρ_{TSV} are the radius, height, and resistivity of the TSV, respectively; δ is the skin depth. The capacitance of oxide liner, C_{ox} , is modeled by

$$C_{ox} = \frac{2\pi\epsilon_{ox}h}{\ln(r_m + t_{ox}/r_m)} \quad (7)$$

where ϵ_{ox} is the permittivity of oxide silicon. The capacitance and conductance of the silicon substrate between TSVs, C_{Si} and G_{Si} are modeled as

$$C_{Si} = \frac{\pi\epsilon_{Si}h}{\ln[p/(r_m) + \sqrt{(p/(r_m))^2 - 1}]} \quad (8)$$

$$G_{Si} = \frac{\sigma_{Si}}{\epsilon_{Si}} C_{Si} \quad (9)$$

where p is the TSV-to-TSV pitch; σ_{Si} is the conductance of silicon.

3 Results and discussion

In order to compare the transmissions of signals in the conventional TSV and proposed TSV configuration, S-parameters are investigated. The S-parameters of the equivalent electrical model in Fig. 2 can be acquired by ADS [11]. In order to verify the results, HFSS [12] is employed as a 3D electromagnetism field solver, which is based on the finite element method (FEM). The physical parameters used in the simulations are listed as follows. Silicon substrate resistivity $10 \Omega \cdot \text{cm}$. TSV-to-TSV pitch $20 \mu\text{m}$. Doping concentration of N-silicon $1.25 \times 10^{15} \text{ cm}^{-3}$. Permittivity of oxide silicon 3.9. Permittivity of silicon 11.9.

Fig. 3 gives the simulation results of ADS and HFSS with frequency up to 5 GHz, which show well agreements. It can be summarized from Fig. 3 as well that, the reflection coefficient (S11) of TSV with PN junction is much less than that of conventional TSV. Especially at frequency of 0.3 GHz, the decrease of S11 reaches 13 dB. Compared with conventional TSV, TSV with PN junction provides much better transmission coefficient (S21). Especially at frequency of 1.5 GHz, S21 is improved as much as 0.09 dB. Therefore, the TSV with PN junction can offer superiors signal integrity.

The variation of S-parameter with doping concentration of N-silicon is shown in Fig. 4. It is shown that, with increasing doping concentration, the reflection

coefficient (S11) of TSV with PN junction becomes larger, while the transmission coefficient (S21) becomes worse. The variation of S-parameter with thickness of N-silicon is shown in Fig. 5. It is shown that, with increasing thickness, the reflection coefficient (S11) of TSV with PN junction gets smaller, while the transmission coefficient (S21) becomes better. Therefore, the TSV with PN junction with lower doping concentration and larger thickness of N-silicon can offer superiors signal integrity.




Fig. 3. (a) S11 and (b) S21 of conventional TSV and TSV with PN junction obtained by HFSS and ADS.




Fig. 4. (a) S11 and (b) S21 with doping concentration of N-silicon.




Fig. 5. (a) S11 and (b) S21 with thickness of N-silicon.

4 Feasible fabrication method

A feasible fabrication process for the proposed TSV configuration is given, as shown in Fig. 6, based on that of conventional coaxial TSV [13]. Formation of the proposed TSV configuration begins with reactive ion etching (RIE) the via. A layer of N-type poly-silicon is then deposited utilizing chemical vapor deposition (CVD). After that, a CVD oxide is deposited, and then the inner copper core is formed by depositing an ionized physical vapor deposition (IPVD) seed and electroplating a copper plug. Finally, a chemical-mechanical polish (CMP) is used to remove excess surface materials.




Fig. 6. Fabrication process for the proposed TSV configuration. (a) Etching via by RIE. (b) Depositing a layer of N-type poly-silicon by CVD. (c) Depositing oxide liner by CVD. (d) Depositing copper seed layer by IPVD. (e) Depositing copper plug by IPVD. (f) Remove excess surface materials by CMP.

5 Conclusion

In this letter, a novel effective method of improving the signal integrity of TSV is proposed by adding a tubular PN junction around conventional TSV. Based on the equivalent electrical models, S-parameters of the two configurations are acquired by ADS software, and are verified by employing HFSS, a FEM simulator. Therefore, the TSV with PN junction can offer superiors signal integrity. Finally, a feasible fabrication process for the proposed TSV configuration is given.

Acknowledgments

This work was supported by the National Natural Science Foundation of China under Grant nos. 61774127, 61771388 and 61471296, and by China Postdoctoral Science Foundation under Grant no. 2017M613173.