
Revision History

Contents

R	evision History	1
	Terminology	
	Overview	
	Parameters	
	Interface	
	Microarchitecture	
	5.1 RenameUnit	
	5.2 DispatchUnit	
	5.3 IssueUnit	
	5.4 ExcUnit	

1 Terminology

2 Overview



Toplevel

3 Parameters

4 Interface

5 Microarchitecture

5.1 RenameUnit

重命名单元将逻辑寄存器地址映射成实际寄存器。逻辑寄存器指的是 ISA 定义的 x0-x31, 而实际寄存器数量多于 32 个, 一般可达 128 个。主要解决 WAW, WAR 等问题。

RenameUnit 的构造参数如下:

Name	Type	Description
test	Int	

IO 端口定义如下:

Name	Name Type	
in	<pre>Input(Vec(p.RENAME_WIDTH, DecodedInstr))</pre>	输入
out	<pre>Output(Vec(p.RENAME_WIDTH, RenamedInsr))</pre>	soaeuaoeu

5.2 DispatchUnit

oeusnth

IO 端口定义如下:

Name	Туре	Description
in	<pre>Input(Vec(p.RENAME_WIDTH, RenamedInsr))</pre>	
out	<pre>Output(Vec(p.DISPATCH_WIDTH, DispatchedInsr))</pre>	

```
1
2  val io = IO(new Bundle {
3   val in = Input(Vec(p.RENAME_WIDTH, RenamedInsr))
4  val out = Output(Vec(p.DISPATCH_WIDTH, DispatchedInsr))
5  })
```

5.3 IssueUnit

IO 端口定义如下:

Name	Туре	Description
------	------	-------------

in	<pre>Input(Vec(p.DISPATCH_WIDTH, DispatchedInsr))</pre>	
out	Output(Vec(p.ISSUE_WIDTH, IssuedInsr))	

```
1
2  val io = IO(new Bundle {
3   val in = Input(Vec(p.DISPATCH_WIDTH, DispatchedInsr))
4  val out = Output(Vec(p.ISSUE_WIDTH, IssuedInsr))
5  })
```

5.4 ExcUnit

IO 端口定义如下:

Name	Туре	Description
in	<pre>Input(Vec(p.ISSUE_WIDTH, IssuedInsr))</pre>	

```
1
2  val io = IO(new Bundle {
3   val in = Input(Vec(p.ISSUE_WIDTH, IssuedInsr))
4  })
```