Revision History


Contents

1 Terminology	1
67	1
2 Overview	
3 Parameters	2
4 Interface	2
5 Microarchitecture	2
5.1 FreeList	
5.2 PRFFreeList	2
5.3 DCacheRequest	
5.4 DCacheResponse	
5.5 LSUMemIO	

1 Terminology

LE None

2 Overview



Toplevel

3 Parameters

4 Interface

5 Microarchitecture

5.1 FreeList

参数化的 Freelist

FreeList 的构造参数如下:

Name	Type	Description
read_ports	Int	Number of read ports
depth	Int	Depth of the freelist buffer

```
val io = IO(
val requests = Input(Vec(depth, Bool()))
val data = Output(Vec(depth, Valid(UInt(data_width.W))))

val dealloc = Input(Vec(depth, Valid(UInt(data_width.W))))

output(Vec(depth, Valid(UInt(data_width.W))))
```

5.2 PRFFreeList

获取 PRF 中可用的寄存器

PRFFreeList 的构造参数如下:

Name	Type	Description
read_ports	Int	with desc
depth	Int	Another desc
data width	Int	

```
1 //BLablabla
2 scala
```

5.3 DCacheRequest

```
1  val addr = UInt(p.CoreMaxAddrbits.W)
2  val data = Bits(p.CoreDataBits.W)
```

5.4 DCacheResponse

```
val addr = UInt(p.CoreMaxAddrbits.W)
val data = Bits(p.CoreDataBits.W)
```

5.5 LSUMemIO

描述与数据内容交互的信号

```
val req
                      = new DecoupledIO(p.lsuWidth, Valid(new
1
                                                                         [scala]
     DCacheRequest))//LSU发出的数据缓存请求
                      = new Flipped(p.lsuWidth, Valid(new DCacheResponse))//LSU接收
     val resp
2
     数据缓存响应
3
                      = Output(p.lsuWidth,Bool())//表示每个req是否被kill
4
     val req_kill
5
     val req_nack_adv = Input(p.lsuWidth,Bool())//表示某个req是否被拒绝
                      = Flipped(Vec(p.lsuWidth,new ValidIO(new DCacheRequest)))//
     val store_ack
     存储请求的确认
     val nack
                      = Flipped(Vec(p.lsuWidth,new ValidIO(new DCacheRequest)))//
     作为接口接受neck
     val load rel resp = Flipped(new DecoupledIO(new DCacheResponse))//作为接口接受缓
8
     存的load/release响应
9
     val bradate
                      = Output(new bradateInfo)//报告分支更新信息
10
     val exception
                      = Output(Bool())//输出异常
11
     val rob_pnr_idx = Output(UInt((p.robAddrSz).W))
12
13
     val rob_head_idx = Output(UInt((p.robAddrSz).W))//rob中的后备和头部索引
14
     val release
                      = Flipped(new DecoupledIO(new TLBundle(edge.bundle)))//处理缓
15
     存协议的释放操作
16
17
     val force_order
                     = Output(Bool())//强制顺序控制,在保证l/S顺序的时候激活
18
                      = Input(Bool())//顺序控制信号,表示当前是否满足顺序要求
     val order
19
20
     val perf
                      = Input(new Bundle {
21
       val acquire
                      = Bool()
22
       val release
                      = Bool()
23
     })
24
     //指示信号的获取和释放,进行性能的监控
```