











TLV70012A-Q1, TLV70025-Q1 TLV70030-Q1, TLV70033-Q1

SLVSA61H-FEBRUARY 2010-REVISED AUGUST 2016

# TLV700xx-Q1 200-mA Low-I<sub>Q</sub> Low-Dropout Regulator for Portable Devices

## **Features**

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 1: -40°C to 125°C Ambient Operating Temperature Range
  - Device HBM ESD Classification Level H2
  - Device CDM ESD Classification Level C4B
- 2% Accuracy Low  $I_Q$ : 31  $\mu A$
- **Fixed Output Voltages** 
  - TLV70033-Q1: 3.3 V TLV70030-Q1: 3 V
  - TLV70025-Q1: 2.5 V TLV70012A-Q1: 1.2 V
- High PSRR: 68 dB at 1 kHz
- Stable With Effective Capacitance of 0.1 µF
- Thermal Shutdown and Overcurrent Protection
- Latch-Up Performance Meets 100 mA Per AEC-Q100, Level I
- Available in the SOT-5 (DDC) and SC70-5 (DCK) **Packages**

## 2 Applications

Automotive Second-Stage Power Supply

## 3 Description

The TLV700xx-Q1 family of low-dropout (LDO) linear regulators are low-quiescent-current devices with excellent line- and load-transient performance. These LDOs are designed for power-sensitive applications. A precision band-gap and error amplifier provides overall 2% accuracy. Low output noise, very high power-supply rejection ratio (PSRR), and low dropout voltage make this series of devices ideal for most battery-operated handheld equipment or for working as a second-stage power supply for connecting automotive battery applications. All device versions have thermal shutdown and current limit for safety.

Furthermore, these devices are stable with an effective output capacitance of only 0.1  $\mu$ F. This feature enables the use of cost-effective capacitors that have higher bias voltages and temperature derating. The devices regulate to specified accuracy with no output load.


The TLV700xx-Q1 LDOs are available in the SOT-5 (DDC) and the SC70-5 (DCK) packages.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLV70012A-Q1	SC70 (5)	2.00 mm × 1.25 mm
TLV70025-Q1	SOT (5)	2.90 mm × 1.60 mm
TLV70030-Q1	SC70 (5)	2.00 mm × 1.25 mm
TLV70033-Q1	SOT (5)	2.90 mm × 1.60 mm

<sup>(1)</sup> For all available packages, see the orderable addendum at the end of the data sheet.

### Typical Application Circuit (Fixed-Voltage Versions)



Copyright © 2016, Texas Instruments Incorporated



## **Table of Contents**

1	Features 1	7.4 Device Functional Modes11
2	Applications 1	8 Application and Implementation 12
3	Description 1	8.1 Application Information
4	Revision History2	8.2 Typical Application13
5	Pin Configuration and Functions3	9 Power Supply Recommendations 14
6	Specifications	10 Layout 14
•	6.1 Absolute Maximum Ratings	10.1 Layout Guidelines 14
	6.2 ESD Ratings	10.2 Layout Example15
	6.3 Recommended Operating Conditions	11 Device and Documentation Support 16
	6.4 Thermal Information	11.1 Related Links 16
	6.5 Electrical Characteristics4	11.2 Receiving Notification of Documentation Updates 16
	6.6 Typical Characteristics 6	11.3 Community Resources
7	Detailed Description 10	11.4 Trademarks16
	7.1 Overview	11.5 Electrostatic Discharge Caution
	7.2 Functional Block Diagram	11.6 Glossary
	7.3 Feature Description	12 Mechanical, Packaging, and Orderable Information

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Cł	nanges from Revision G (September 2015) to Revision H	Page
•	Deleted all occurences of TLV70028-Q1 and TLV70032-Q1 throughout the data sheet	1
•	Added an I/O column to the Pin Functions table	3
•	Added Recommended Operating Conditions table to the data sheet	4
•	Moved "High-ESR capacitors" sentence here from the former <i>Board Layout Recommendations to Improve PSRR</i> and <i>Noise Performance</i> section 8.1.2	12
•	Deleted the Board Layout Recommendations to Improve PSRR and Noise Performance section. Moved its non-redundant contents to Input and Output Capacitor Requirements or Layout Guidelines, as appropriate	12
•	Changed Z to R in the equations	14
•	Moved some layout information here from former Sectioni 8.1.2, Board Layout Recommendations to Improve PSRR and Noise Performance	
•	Added the Receiving Notification of Documentation Updates section	16
Cł	nanges from Revision F (August 2013) to Revision G	Page
•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
Cł	nanges from Revision E (January 2013) to Revision F	Page
•	Changed CDM classification level from C3B to C4B in FEATURES list	1
•	Changed Added T <sub>J</sub> to the <i>Absolute Maximum Ratings</i> and moved T <sub>A</sub> to the <i>Recommended Operating Conditions</i>	
•	Changed Ground pin current (shutdown) max value from 2 to 2.5 in <i>Electrical Characteristics</i> table	

Submit Documentation Feedback

Copyright © 2010–2016, Texas Instruments Incorporated



## 5 Pin Configuration and Functions



NC - No internal connection

#### **Pin Functions**

Р	PIN		PIN I/O		DESCRIPTION			
NAME	NO.	1/0	DESCRIF HON					
EN	3	I	Enable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode and reduces operating current to 1 $\mu$ A, nominal.					
IN			Input pin. A small 1-μF ceramic capacitor is recommended from this pin to ground to assure stability and good transient performance. See <i>Input and Output Capacitor Requirements</i> in the <i>Application Information</i> section for more details.					
GND	2	_	Ground pin					
NC	4	_	No internal connection. This pin can be tied to ground to improve thermal dissipation.					
OUT	5	0	Regulated output voltage pin. A small 1-µF ceramic capacitor is needed from this pin to ground to assure stability. See <i>Input and Output Capacitor Requirements</i> in the <i>Application Information</i> section for more details.					

## 6 Specifications

#### 6.1 Absolute Maximum Ratings

At  $T_A = -40$ °C to 125°C (unless otherwise noted). All voltages are with respect to GND. (1)

		MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage	-0.3	6	V
V <sub>EN</sub>	Enable voltage	-0.3	6	V
$V_{OUT}$	Output voltage	-0.3	6	V
I <sub>OUT</sub>	Maximum output current	Internall	y limited	
	Output short-circuit duration	Inde	finite	
TJ	Operating ambient temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	<b>-</b> 55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
V		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±750	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
$V_{IN}$	Input supply-voltage range	2	5.5	V
V <sub>OUT</sub>	Output voltage	1.2	4.8	V
I <sub>OUT</sub>	Oytput current	0	200	mA
V <sub>EN</sub>	Voltage on EN pin	0	V <sub>IN</sub>	V
T <sub>A</sub>	Operating ambient temperature	-40	125	°C

#### 6.4 Thermal Information

		TLV700>		
	THERMAL METRIC <sup>(1)</sup>	DCK (SOT)	DDC (SOT)	UNIT
		5 Pins	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	307.6	262.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	79.1	68.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	93.7	81.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.3	1.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	92.8	80.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	n/a	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

#### 6.5 Electrical Characteristics

 $V_{IN} = V_{OUT(TYP)} + 0.3 \text{ V or 2 V (whichever is greater)}; \ I_{OUT} = 10 \text{ mA}, \ V_{EN} = V_{IN}, \ C_{OUT} = 1 \ \mu\text{F}, \ \text{and} \ T_{A} = -40 ^{\circ}\text{C to } 125 ^{\circ}\text{C (unless of the content of the conten$ otherwise noted). Typical values are at  $T_A = 25$ °C.

PARAMETER		TEST COND	ITIONS	MIN	TYP	MAX	UNIT
V	DC cutout accuracy	40°C < T < 405°C	V <sub>OUT</sub> ≥ 1 V	-2%		2%	
V <sub>OUT</sub>	DC output accuracy	-40°C ≤ T <sub>A</sub> ≤ 125°C	V <sub>OUT</sub> < 1 V	-20		20	mV
$\Delta V_{O}$ / $\Delta V_{IN}$	Line regulation	$V_{OUT(NOM)} + 0.5 \text{ V} \le V_{IN} \le I_{OUT} = 10 \text{ mA}$	5.5 V		1	5	mV
ΔV <sub>O</sub> / ΔΙ <sub>ΟUΤ</sub>	Load regulation	0 mA ≤ I <sub>OUT</sub> ≤ 200 mA, TL TLV70030-Q1, TLV70033				15	mV
		$0 \text{ mA} \le I_{OUT} \le 200 \text{ mA}, TL$	V70012A-Q1			20	
$V_{DO}$	Dropout voltage <sup>(1)</sup>	$V_{IN} = 0.98 \times V_{OUT(NOM)}, I_{C}$	<sub>UT</sub> = 200 mA		175	250	mV
I <sub>CL</sub>	Output current limit	$V_{OUT} = 0.9 \times V_{OUT(NOM)}$		220	350	550	mA
	Cround nin augrent	I <sub>OUT</sub> = 0 mA			31	55	μΑ
I <sub>GND</sub>	Ground pin current	$I_{OUT} = 200 \text{ mA}, V_{IN} = V_{OUT} + 0.5 \text{ V}$			270		μΑ
I <sub>SHDN</sub>	Ground pin current (shutdown)	$V_{EN} \le 0.4 \text{ V}, 2 \text{ V} \le V_{IN} \le 4$	.5 V		1	2.5	μΑ
PSRR	Power-supply rejection ratio	$V_{IN} = 2.3 \text{ V}, V_{OUT} = 1.8 \text{ V}$ $I_{OUT} = 10 \text{ mA}, f = 1 \text{ kHz}$			68		dB
V <sub>N</sub>	Output noise voltage	BW = 100 Hz to 100 kHz V <sub>IN</sub> = 2.3 V, V <sub>OUT</sub> = 1.8 V,	I <sub>OUT</sub> = 10 mA		48		$\mu V_{RMS}$
t <sub>STR</sub>	Startup time <sup>(2)</sup>	$C_{OUT} = 1 \mu F, I_{OUT} = 200 \text{ n}$	nΑ		100		μS
V <sub>EN(HI)</sub>	Enable pin high (enabled)			0.9		$V_{IN}$	٧
V <sub>EN(LO)</sub>	Enable pin low (disabled)			0		0.4	V
I <sub>EN</sub>	Enable pin current	V <sub>EN</sub> = 5.5 V , I <sub>OUT</sub> = 10 μA			0.04	0.5	μΑ
UVLO	Undervoltage lockout	V <sub>IN</sub> rising			1.9		V

Submit Documentation Feedback

 $V_{DO}$  is measured for devices with  $V_{OUT(NOM)} \ge 2.35 \text{ V}$ . Startup time = time from EN assertion to  $0.98 \times V_{OUT(NOM)}$ . (2)



## **Electrical Characteristics (continued)**


 $V_{IN} = V_{OUT(TYP)} + 0.3 \text{ V}$  or 2 V (whichever is greater);  $I_{OUT} = 10 \text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1 \mu F$ , and  $T_A = -40 ^{\circ} C$  to 125  $^{\circ} C$  (unless otherwise noted). Typical values are at  $T_A = 25 ^{\circ} C$ .

PARAMETER		TEST CONDITIONS	MIN TYP MAX		MAX	UNIT
The served about decime to serve and time		Shutdown, temperature increasing		160		ů
ISD	Thermal shutdown temperature	Reset, temperature decreasing		140		ů
T <sub>A</sub>	Operating ambient temperature		-40		125	ů



## 6.6 Typical Characteristics


 $T_J = -40^{\circ}\text{C}$  to 125°C,  $V_{IN} = V_{OUT(TYP)} + 0.5 \text{ V}$  or 2 V (whichever is greater);  $I_{OUT} = 10 \text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1 \text{ }\mu\text{F}$  (unless otherwise noted). Typical values are at  $T_J = 25^{\circ}\text{C}$ .





## **Typical Characteristics (continued)**

 $T_J = -40^{\circ}\text{C}$  to 125°C,  $V_{IN} = V_{OUT(TYP)} + 0.5 \text{ V}$  or 2 V (whichever is greater);  $I_{OUT} = 10 \text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1 \text{ }\mu\text{F}$  (unless otherwise noted). Typical values are at  $T_J = 25^{\circ}\text{C}$ .







Figure 7. TLV700xx-Q1 Ground Pin Current vs Input Voltage









Figure 9. TLV70018 Ground Pin Current vs Temperature

Figure 10. TLV700xx-Q1 Shutdown Current vs Input Voltage






Figure 11. TLV700xx-Q1 Current Limit vs Input Voltage

Figure 12. TLV700xx-Q1 Power-Supply Ripple Rejection vs Frequency



## **Typical Characteristics (continued)**

 $T_J = -40^{\circ}\text{C}$  to 125°C,  $V_{IN} = V_{OUT(TYP)} + 0.5 \text{ V}$  or 2 V (whichever is greater);  $I_{OUT} = 10 \text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1 \text{ }\mu\text{F}$  (unless otherwise noted). Typical values are at  $T_J = 25^{\circ}\text{C}$ .





Figure 17. TLV700xx-Q1 Load Transient Response

Figure 18. TLV700xx-Q18 Line Transient Response



## **Typical Characteristics (continued)**

 $T_J = -40^{\circ}\text{C}$  to 125°C,  $V_{IN} = V_{OUT(TYP)} + 0.5 \text{ V}$  or 2 V (whichever is greater);  $I_{OUT} = 10 \text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1 \text{ }\mu\text{F}$  (unless otherwise noted). Typical values are at  $T_J = 25^{\circ}\text{C}$ .






Figure 19. TLV700xx-Q1 Line Transient Response

Figure 20. TLV700xx-Q1 Line Transient Response





Figure 21. TLV700xx-Q1 V<sub>IN</sub> Ramp-Up, Ramp-Down Response

## 7 Detailed Description

#### 7.1 Overview

The TLV700xx-Q1 low-dropout (LDO) linear regulators are low-quiescent-current devices with excellent line- and load-transient performance. These LDOs are designed for power-sensitive applications. A precision band-gap and error amplifier provides overall 2% accuracy together with low output noise, very high power-supply rejection ratio (PSRR), and low dropout voltage.

## 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

#### 7.3 Feature Description

#### 7.3.1 Internal Current Limit

The TLV700xx-Q1 internal current limit helps to protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of the output voltage. In such a case, the output voltage is not regulated, and is  $V_{OUT} = I_{LIMIT} \times R_{LOAD}$ . The PMOS pass transistor dissipates  $(V_{IN} - V_{OUT}) \times I_{LIMIT}$  until thermal shutdown is triggered and the device turns off. As the device cools down, it is turned on by the internal thermal-shutdown circuit. If the fault condition continues, the device cycles between current limit and thermal shutdown. See the *Thermal Information* section for more details.

The PMOS pass element in the TLV700xx-Q1 has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting to 5% of the rated output current is recommended.

#### 7.3.2 Shutdown

The enable pin (EN) is active-high and is compatible with standard and low-voltage TTL-CMOS levels. When shutdown capability is not required, EN can be connected to the IN pin.



## Feature Description (continued)

#### 7.3.3 Dropout Voltage

The TLV700xx-Q1 uses a PMOS pass transistor to achieve low dropout. When  $(V_{IN}-V_{OUT})$  is less than the dropout voltage  $(V_{DO})$ , the PMOS pass device is in the linear region of operation and the input-to-output resistance is the  $r_{DS(on)}$  of the PMOS pass element.  $V_{DO}$  scales approximately with output current because the PMOS device behaves as a resistor in dropout.

As with any linear regulator, PSRR and transient response are degraded as  $(V_{IN} - V_{OUT})$  approaches dropout. This effect is shown in Figure 13 in the *Typical Characteristics* section.

#### 7.3.4 Undervoltage Lockout (UVLO)

The TLV700xx-Q1 uses an undervoltage lockout circuit to keep the output shut off until internal circuitry is operating properly.

#### 7.4 Device Functional Modes

#### 7.4.1 Operation With V<sub>IN</sub> Less than 2 V

The TLV700xx-Q1 family of devices operates with input voltages above 2 V. The typical UVLO voltage is 1.9 V, and the device operates at an input voltage above 2 V. When input voltage falls below the UVLO voltage, the device shuts down.

### 7.4.2 Operation With V<sub>IN</sub> Greater than 2 V

When  $V_{IN}$  is greater than 2 V, if the input voltage is higher than the desired output voltage plus dropout voltage, the output voltage is equal to the desired value. Otherwise, output voltage is  $V_{IN}$  minus the dropout voltage.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The TLV700xx-Q1 belongs to a new family of next-generation value LDO regulators. The device consumes low quiescent current and delivers excellent line and load transient performance. These characteristics, combined with low noise, very good PSRR with little ( $V_{IN} - V_{OUT}$ ) headroom, make this device ideal for RF portable applications. This family of regulators offers subband-gap output voltages down to 0.7 V, current limit, and thermal protection, and is specified from  $-40^{\circ}$ C to  $125^{\circ}$ C.

#### 8.1.1 Input and Output Capacitor Requirements

Recommended capacitors are  $1.0-\mu F$  X5R- and X7R-type ceramic because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature.

However, the TLV700xx-Q1 is designed to be stable with an effective capacitance of 0.1  $\mu$ F or larger at the output. Thus, the device is stable with capacitors of other dielectric types as well, as long as the effective capacitance under operating bias voltage and temperature is greater than 0.1  $\mu$ F. This effective capacitance refers to the capacitance that the LDO sees under operating bias voltage and temperature conditions; that is, the capacitance after taking both bias voltage and temperature derating into consideration. In addition to allowing the use of cheaper dielectrics, this capability of being stable with 0.1- $\mu$ F effective capacitance also enables the use of smaller-footprint capacitors that have higher derating in size- and space-constrained applications.

Note that using a 0.1- $\mu F$  rated capacitor at the output of the LDO does not ensure stability because the effective capacitance under the specified operating conditions would be less than  $0.1~\mu F$ . Maximum ESR should be less than  $200~m\Omega$ .

Although an input capacitor is not required for stability, it is good analog design practice to connect a 0.1- $\mu$ F to 1- $\mu$ F, low-ESR capacitor across the IN pin and GND in of the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast-rise-time load transients are anticipated, or if the device is not located close to the power source. If source impedance is more than  $2 \Omega$ , a 0.1- $\mu$ F input capacitor may be necessary to ensure stability.

High-ESR capacitors may degrade PSRR performance.

## 8.1.2 Transient Response

As with any regulator, increasing the size of the output capacitor reduces over- and undershoot magnitude but increases the duration of the transient response.

#### 8.1.3 Thermal Information

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least 35°C above the maximum expected ambient condition of the particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

Submit Documentation Feedback



## **Application Information (continued)**

The internal protection circuitry of the TLV700xx-Q1 has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TLV700xx-Q1 into thermal shutdown degrades device reliability.

## 8.2 Typical Application

The TLV700xx-Q1 devices are 200-mA, low quiescent current, low noise, high PSRR, fast-start-up LDO linear regulators with excellent line and load transient response. The TLV700xxEVM-503 evaluation module (EVM) helps designers evaluate the operation and performance of the TLV700xx-Q1 family.

Figure 22 shows a typical application for the TLV70033-Q1 device.




Figure 22. TLV70033-Q1 Typical Application

#### 8.2.1 Design Requirements

Table 1 shows example design parameters and values for this typical application.

PARAMETER	VALUE
Input voltage range	2 V to 5.5 V
Output voltage	1.2 V, 2.5 V, 3 V, 3.3 V
Output current rating	200 mA
Effective output capacitor range	>0.1 µF
Maximum output capacitor ESR range	<200 mΩ

**Table 1. Design Parameters** 

## 8.2.2 Detailed Design Procedure

## 8.2.2.1 Input Capacitance

Although not required for stability, connecting a 0.1-µF to 1-µF low-ESR capacitor across the IN pin and GND in the regulator is good analog design practice.

#### 8.2.2.2 Output Capacitance

Effect capacitance of 0.1  $\mu$ F or larger is required to ensure stable operation. The maximum ESR must be less than 200 m $\Omega$ .

#### 8.2.2.3 Thermal Calculation

See Equation 1 for thermal calculation.

$$P_{D} = I_{OUT} \times (V_{IN} - V_{OUT}) + I_{Q} \times V_{IN}$$
(1)

where:

P<sub>D</sub> = continuous power dissipation



- I<sub>OUT</sub> = output current
- V<sub>IN</sub> = input voltage
- V<sub>OUT</sub> = output voltage
- Because I<sub>Q</sub> << I<sub>OUT</sub>, the term I<sub>Q</sub> x V<sub>IN</sub> is always ignored.

For a device under operation at a given ambient air temperature  $(T_A)$ , use Equation 2 to calculate the junction temperature  $(T_J)$ .

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D}) \tag{2}$$

where:

R<sub>θ,JA</sub> = junction-to-ambient air thermal impedance

Use Equation 3 to calculate the rise in junction temperature because of power dissipation.

$$\Delta T = T_J - T_A = (R_{\theta JA} \times P_D) \tag{3}$$

For a given maximum junction temperature  $(T_{Jmax})$ , use Equation 4 to calculate the maximum ambient air temperature  $(T_{Amax})$  at which the device can operate.

$$T_{A \max} = T_{J \max} - (R_{\theta J A} \times P_{D}) \tag{4}$$

### 8.2.3 Application Curve




Figure 23. Power Up

## 9 Power Supply Recommendations

The device is designed to operate from an input-voltage supply range between 2 V and 5.5 V. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS7B69xx-Q1 device, TI recommends adding a capacitor with a value of 0.1 µF and a ceramic bypass capacitor at the input.

## 10 Layout

#### 10.1 Layout Guidelines

When laying out the board for the TLV700xx-Q1, TI recommends that the board be designed with separate ground planes for  $V_{IN}$  and  $V_{OUT}$  which are only connected at the GND pin of the device. Input and output capacitors should be placed as close to the device pins as possible. Also, the ground connection for the bypass capacitor must be connected directly to the GND pin of the device. Improve the PSRR output noise, and transient-response performance of the TLV700xx-Q1 by following these layout guidelines.

Submit Documentation Feedback



## 10.2 Layout Example




Figure 24. TLV700xx-Q1 Layout Example



## 11 Device and Documentation Support

#### 11.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TLV70012A-Q1	Click here	Click here	Click here	Click here	Click here
TLV70025-Q1	Click here	Click here	Click here	Click here	Click here
TLV70030-Q1	Click here	Click here	Click here	Click here	Click here
TLV70033-Q1	Click here	Click here	Click here	Click here	Click here

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

Submit Documentation Feedback





28-Feb-2017

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(1)		Diaming		٦.,	(2)	(6)	(3)		(4/5)	
TLV70012QDCKRQ1	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SDX	Samples
TLV70025QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QVC	Samples
TLV70030QDCKRQ1	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SDW	Samples
TLV70033QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OFL	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



## **PACKAGE OPTION ADDENDUM**

28-Feb-2017

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TLV700-Q1:

■ Catalog: TLV700

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 3-Mar-2017

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV70012QDCKRQ1	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV70025QDDCRQ1	SOT- 23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV70033QDDCRQ1	SOT- 23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 3-Mar-2017



\*All dimensions are nominal

7 till dilliteriorette die memilia								
Device	Package Type	Package Drawing	g Pins SPC		Length (mm)	Width (mm)	Height (mm)	
TLV70012QDCKRQ1	SC70	DCK	5	3000	180.0	180.0	18.0	
TLV70025QDDCRQ1	SOT-23-THIN	DDC	5	3000	195.0	200.0	45.0	
TLV70033QDDCRQ1	SOT-23-THIN	DDC	5	3000	195.0	200.0	45.0	

# DCK (R-PDSO-G5)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



# DCK (R-PDSO-G5)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



# DDC (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-193 variation AB (5 pin).



# DDC (R-PDSO-G5)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products <a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation modules, and samples (<a href="http://www.ti.com/sc/docs/sampterms.htm">http://www.ti.com/sc/docs/sampterms.htm</a>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated