

Mark Nelson A. Bentulan
BSCpE-3A

XOR Gate

VHDL Code:

```
1  Library IEEE;
2  use IEEE.std_logic_1164.all;
3
4  entity xor_gate is
5  Port (
6      X: in STD_LOGIC;
7      Y: in STD_LOGIC;
8      Z: out STD_LOGIC
9  );
10 end xor_gate; |
11
12 -- Behavioral model
13 architecture behav2 of xor_gate is
14 begin
15     process (x, y)
16     begin
17         if (x /= y) then -- XOR logic: output is 1 if inputs are different
18             Z <= '1';
19         else
20             Z <= '0';
21         end if;
22     end process;
23 end behav2;
24
```

