FULL ADDER

```
🗐 | 👀 💣 | 🏥 🕮 | 🖪 💇 🐿 | 🐧 🖫 | 🛂 | 💥 📃
1
     library IEEE;
 2
     use IEEE.STD_LOGIC_1164.ALL;
3
     use IEEE.STD_LOGIC_ARITH.ALL;
4
    use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
    mentity full_adder is
6
    Port (a,b,ci: in STD_LOGIC; s,co: out STD_LOGIC);
7
    Lend full_adder;
     architecture Behavioral of full_adder is
8
9
   ⊟begin
10
    s<=a xor b xor ci:
    Lco<=(a and b)or (b and ci)or (ci and a);
11
12
     end Behavioral;
```

```
library IEEE;
 2
     use IEEE.STD_LOGIC_1164.ALL;
     use IEEE.STD_LOGIC_ARITH.ALL;
 3
 4
     use IEEE.STD_LOGIC_UNSIGNED.ALL;
 5
    entity full_adder is
 6
     Port (a,b,ci: in STD_LOGIC; s,co: out STD_LOGIC);
7
    Lend full_adder;
8
     architecture Behavioral of full_adder is
    ⊟begin
9
    process(a,b,ci)
10
11
     begin
12
     s<=a xor b xor ci;
     co<=(a and b)or (b and ci)or (ci and a);
13
14
    Lend process;
15
     end Behavioral;
```



