Mark Nelson A. Bentulan BSCpE-3A

NOR Gate

VHDL Code:

```
Library IEEE;
use IEEE.std_logic_1164.all;
 3
 4
5
6
    pentity nor_gate is
    Port (
X: in STD_LOGIC;
Y: in STD_LOGIC;
Z: out STD_LOGIC
 7
 8
      );
 9
10
     end nor_gate;
11
     -- Corrected Behavioral model
12
13
    architecture behav2 of nor_gate is
14
    ⊟begin
15
    process (x, y)
        begin
16
          Z <= not (x or y); -- NOR logic implemented correctly
17
    end proce
end behav2;
18
       end process;
19
20
```



