

BCD UP COUNTER

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6  entity bcdupcount is
7  Port (
8      clk : in STD_LOGIC;      -- 100 MHz clock
9      rs   : in STD_LOGIC;      -- Active low reset
10     q    : out STD_LOGIC_VECTOR (3 downto 0) -- Active-low outputs (LEDs turn OFF when '1')
11 );
12 end bcdupcount;
13
14 architecture Behavioral of bcdupcount is
15     -- Constants for 1-second timing at 100MHz
16     constant CLOCK_FREQ : natural := 10000000; -- 100 MHz
17     constant ONE_SECOND : natural := CLOCK_FREQ - 1;
18
19     signal div : natural range 0 to ONE_SECOND;
20     signal clkd : std_logic;
21     signal q_int : std_logic_vector(3 downto 0);
22 begin
23     -- Clock divider process (1 second)
24     process(clk)
25     begin
26         if rising_edge(clk) then
27             if rs = '0' then
28                 div <= 0;
29                 clkd <= '0';
30             elsif div = ONE_SECOND then
31                 div <= 0;
32                 clkd <= '1';
33             else
34                 div <= div + 1;
```

