## Mark Nelson A. Bentulan BSCpE-3A

## **XOR Gate**

## VHDL Code:

```
Library IEEE;
use IEEE.std_logic_1164.all;
       1
       2
        3
       4
                            pentity xor_gate is
       5
                            Port (
       6
                                                        X: in STD_LOGIC;
Y: in STD_LOGIC;
       8
                                                          Z: out STD_LOGIC
     9
                                                  );
 10
                                 end xor_gate; |
 11
                                     -- Behavioral model
 12
13
                                     architecture behav2 of xor_gate is
                          pbegin production begin begin production begin be
 14
 15
                                                   process (x, y)
                                                    begin
 16
                                                                  if (x \neq y) then -- XOR logic: output is 1 if inputs are different Z \leq 1;
 17
18
                                                                else
Z <= '0';
end if;
 19
 20
 21
22
23
                                                   end process;
                           end behav2;
  24
```



