ASYNCHRONOUS BINARY UP COUNTER

```
📳 | 🐽 📅 | 🏗 🕮 | 🖪 🗗 🐿 | 🛈 🖫 | 💇 | 201 = 201 =
         library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
 1
 2
  3
       □ entity asybin is
□ Port (rs,clk: in STD_LOGIC;
-q: inout STD_LOGIC_VECTOR (3 downto 0));
end asybin;
 5
 6
 8
       parchitecture Behavioral of asybin is
 9
       signal div:std_logic_vector(22 downto 0);
signal temp:STD_LOGIC_VECTOR (3 downto 0);
signal clkd:std_logic;
10
11
12
       ₽begin
13
14
       process(clk)
15
        begin
       ☐if rising_edge(clk)then div<= div+1;
16
17
18
        end if;
        -end process;
clkd<=div(22);
19
20
21
22
       process(clkd,rs)
         begin
       if(rs='1')then temp<=(others=>'0');
pelsif(clkd='1' and clkd'event) then
23
24
25
         temp<=temp+1;
       q<= temp;
-end if;
-end process;
end Behavioral;</pre>
26
27
28
29
```

