

T FLIP FLOP

```
2_Manual
t_flip_flop.vhd
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_ARITH.ALL;
4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6 entity t_flip_flop is
7   Port (
8     t : in  STD_LOGIC;
9     clk : in  STD_LOGIC;
10    rst : in  STD_LOGIC;
11    q : inout STD_LOGIC
12  );
13 end t_flip_flop;
14
15 architecture Behavioral of t_flip_flop is
16   signal div : std_logic_vector(22 downto 0);
17   signal clkd : std_logic;
18 begin
19   -- Falling edge instead of rising edge
20   process(clk)
21   begin
22     if falling_edge(clk) then
23       div <= div - 1; -- reverse addition
24     end if;
25   end process;
26
27   clkd <= not div(20); -- reverse signal logic
28
29   process(clkd, rst)
30   begin
31     if (rst = '0') then -- reverse active-high reset to active-low
32       q <= '1'; -- reverse reset value
33     elsif (clkd'event and clkd = '0' and t = '0') then -- reverse clock and T logic
34
```

