

# Reconfigurable Systems



Jorge Semião

Instituto Superior de Engenharia


[www.ualg.pt](http://www.ualg.pt)

## Assignment 4

- Implement an UART entity in VHDL
- Use different processes for receiver and transmitter
- Use an 8x faster clock for sampling (optional)
- Simulate in ModelSim each functionality (receiver and transmitter)
- For simplicity, the clock synthesizer is optional


# UART

## universal asynchronous receiver-transmitter




# UART

## universal asynchronous receiver-transmitter



# UART

## universal asynchronous receiver-transmitter



# UART

## universal asynchronous receiver-transmitter

