

AHB to APB Bridge Verification

- Bridge is an interface b/w IP's of two different protocols.
- Bridge Converts one standard Interface Signals to another standard Interface Signals.
- Here, AHB to APB Bridge Converts the AHB Bus transfers to Equivalent APB Bus transfers.
- we have to understand the AHB and APB protocols, before the verification of AHB to APB Bridge.

outline:-

1. AHB protocol
2. APB protocol
3. AHB to APB Bridge
4. AHB to APB Bridge verification.

* what is a Bus?

→ Bus is a standard Interface to Connect IP's

* What is an Interconnect?

→ Interconnect is a junction b/w multiple Masters and Slaves within a chip, which enables fair data access b/w IP's.

* What is a bridge?

→ Bridge Converts one Standard bus Interface Signals to another Standard bus Interface Signals.

Interconnect

→ Connect Components within a single System.

→ Manages high-speed data transfer within the system.

→ Interconnects are designed for high speed internal communication within systems.

→ Interconnects typically do not perform protocol conversion b/w different standard interfaces.

→ This is primarily for high speed data transfers within a single system (or) subsystem, usually within a common protocol (or) signalling standard.

Bridge

→ Connects different networking or segments.

→ Manages data flow and protocol translation b/w segments.

→ Bridges can link different network segments, after handling protocol translation and selective data forwarding.

→ Bridges are specially designed to convert the data b/w the different protocols (or) standards.


Ex: AHB to APB Bridge

→ AHB transactions/Signals are converted to equivalent APB signals.

Note


- Interconnects lack the translation logic found on bridges,
- Interconnects can connect the components/IP's of same standard/protocol only.
- Protocol Converters (or) Bridges are used where the translation b/w different protocols is required.

Ex:



Note:-1


- Bus Can Connects Two or more number of buses of same type
- Bus Cannot Connect two different types of bus



- An AXI bus Can Connects to only AXI Bus only
- AXI bus Cannot directly Connects to APB Bus
- Bridges Can help us to Connect few different buses together by converting one type of Protocol to another.

Note 2

→ InterConnects Can Connect the different buses types together within a system.



→ Interconnect Can Connect any type of bus, but within the system/ segments/ sub system only.

→ InterConnect Can Indirectly Connect two buses that are operating on different protocols, then a bridge (or) protocol converter within the Interconnect set up is necessary to handle the protocol differences.

BUS or Interconnect Selection:-

Q: Which bus or Interconnect Should we use?

The answer depends on the following:

- * What IP blocks do we have?
- * What do they connect with?
- * How many ports do we need?
- * What kind of overhead can we permit?
 - * Throughput
 - * Area
 - * Power.

→ When to use a bus and Interconnect.

Criteria	Uses a Bus	Uses an Interconnect
System Complexity	Simple, limited no. of components	Complex systems with multiple cores / devices
Data Bandwidth	Low to moderate	High BW & heavy data operations
Communication patterns	Sequential, single shared path	Multi-directional, parallel communication
Scalability	Limited Scalability	High scalability with multiple components
Component Compatibility	Same protocol, uniform components	Supports various buses, protocol conversion ready

Buses and Interconnects :-

* AMBA from ARM (Acorn RISC Machine)

* wishbone from opencores.org

* CoreConnect from IBM

* Sonics "Silicon Backplane"

We will focus on AMBA:-

Introduction to AMBA Buses :-

- AMBA (Advanced Microcontroller Bus Architecture) is a set of interconnects specifications developed by ARM (Acorn RISC Machine) to facilitate the design and integration of components in SOC (System-on-chip) architectures.
- AMBA is a standard for connecting various digital components within a chip, enabling efficient communication between the processor, memory, and peripherals.
- AMBA, created by ARM as an interface for their microprocessors.
- Very Common in Commercial Soc's (e.g., Qualcomm Multimedia Cellphone Soc)

→ Actually AMBA supports 3 standards :-

1. APB (Advanced peripheral Bus)
2. AHB (Advanced High performance Bus)
3. AXI (Advanced extensible Interface)

→ AMBA Versions

1. AMBA 2.0 :- (released in 1999)

Introduced 3 primary bus types:-

1. APB

2. AHB

3. AXI

2. AMBA 3.0 :- (released in 2005)

* Enhanced the AXI protocol with support for QoS (Quality of Service) features, allowing systems to prioritize certain data transfers over others.

* Added support for a flexible interconnect architecture, enabling easier integration of components and improved system performance.

3. AMBA 4 :- (released in 2010)

* Introduced the AXI family, which includes:

* AXI4

* AXI4-Lite (Simplified version of AXI4)

* AXI4-Stream (for Streaming data applications)

(Video processing, high speed data acquisition systems)

AMBA 5 :- (released in 2018)

* Introduced CHI (Coherent Hub Interface)

→ designed for multi-core systems, CHI enables Coherent memory access and shared data b/w multiple processors.

Version	Release year	Key features
AMBA 1.0	Early 1990s	Foundation for bus architecture
AMBA 2.0	1999	Introduced APB, AHB, and AXI
AMBA 3	2005	Enhanced AXI with QoS support
AMBA 4	2010	Introduced AXI4, AXI4-Lite, and AXI4-Stream
AMBA 5	2018	Introduced CHI for Coherent multi-core systems.

→ The AMBA specification defines an onchip communications standard for designing high-performance embedded microcontrollers.

→ 3 distinct buses are defined within the AMBA Specification

- * AHB
- * APB
- * AXI

AHB Bus:-

AHB - Advanced High performance Bus

- * The AMBA AHB bus is used for high-performance and high clock-frequency system modules.
- * All the high-performance IP's that are working at high clock frequencies will be connected to AHB bus.
- * The AHB bus acts as a backbone bus of the high performance system.
- * AHB supports:
 1. efficient connection of processors.
 2. onchip memories & off-chip memory external memory interfaces with low-power peripheral macrocell functions.
- * AHB is also easily used in an efficient design flow using synthesis and automated test techniques.

APB Bus:-

APB = Advanced peripheral Bus

- * The AMBA APB is for low-power peripherals.
- * AMBA APB is optimized for minimal power consumption.
- * APB reduced Interface Complexity to support peripheral functions.
- * APB can be used in conjunction with either AHB or AXI bus system.

Overview of AMBA Buses:-

AHB

High performance

Pipelined operation

Multiple Bus Masters

Burst Transfers

Split transactions

APB

Low power

Latched address and Control


Simple Interface

-

-

Suitable for many low power peripherals.

A typical AMBA-based MicroController




- All the high-performance IP's / peripherals are connected to AHB Bus.
- All the low-power peripherals are connected to APB Bus.
- BRIDGE act as a interface b/w high-performance peripherals and low power peripherals.
- BRIDGE Converts the AHB transfers to equivalent APB transfers.
- BRIDGE also acts as
 - * AHB slave
 - * APB Master

Terminology :-

1. Bus cycle

A bus cycle is basic unit of one bus clock period and it is defined from rising-edge to rising-edge transitions.



2. Bus transfer:-

(i) AMBA AHB Bus transfer :-

(ii) AMBA APB Bus transfer

→ Bus transfer (or) Bus transaction refers to the process of transferring data over a shared communication bus b/w different devices (or) components, such as a processor, memory and other peripheral devices.

→ A bus transfer typically includes

1. Address phase:- The bus Master (the device initiating the transfer) places the address of the target device (or) memory location ~~of slave~~ of slave on to the bus, indicating where data should be read from or written to.

Q. Command phase :- The bus Master Sends a Command or Control Signal to Indicate the type of transfer (read or write).

→ Some protocols specify burst lengths or timing controls here.

3. Data phase :- The actual data is transferred.

For reads :- Data is provided by the target slave and sent to the master.


For writes :- Data comes from the master and is sent to the target.

1. AMBA AHB bus transfers :-

- An AMBA AHB bus transfer is a read or write operation of a data object.
- It may take one or more bus cycles.
- Bus transfer is terminated by a completion response from the addressed slave.
- Transfer size supported by the AMBA AHB includes
 - * bytes (8-bit)
 - * halfword (16-bit)
 - * word (32-bit)

→ It also supports wider data transfers, including

- * 64-bit transfers,
- * 128-bit transfers



2. AMBA APB Bus transfer :-

→ APB is designed for simpler, lower-speed peripherals that do not require the high bandwidth of AHB, such as UARTS, GPIO, and timers.

→ Two-phase transfer

- * Setup phase
- * Access phase

→ An AMBA APB bus transfer is also a read or write operation of a data object, which always requires 2 clock cycles.

→ Transfer sizes supported by AMBA APB include

- * 8-bit transfer
- * 16-bit transfer
- * 32-bit transfer

Feature

AHB

APB

purpose

High-performance
components

Low speed
peripherals

operations

Read (or) write

Read (or) write

clock
cycles

one or more
clock cycles

always
2 clock cycles

transfer
size

8-bit, 16-bit -
32-bit, 64-bit,
128-bit

8-bit,
16-bit,
32-bit

Pipelining

Yes (supporting
pipelined
transfers)

No (non-pipelined)

Burst
transfers

Supported

Not supported

Power
Consumption

Higher due to
Complexity

Lower due to
simplicity

Transfer
speed

Higher speed,
suitable for
memory

Low-speed,
ideal for peripherals

Burst operations:-

- Burst operation means transferring a sequence of data (multiple words or bytes) in a single transfer/transaction.
- Burst transfer allows multiple data words to be transferred in a single transaction.

Characteristics :-


1. Single Address phase:- A burst transfer for AHB begins with the master providing an initial address. This address is typically for the first data word in a sequence, and subsequent addresses are generated automatically.

2. Automatic address Incrementing:- After each data word is transferred, the address for the next word is incremented (or wrapped) without requiring a new address phase. This minimizes delays.

3. Multiple burst lengths supported:-

- AHB defines different burst lengths:
 - * Single ($t_{burst} = 000$): only one data word is transferred

- * 4-beat Burst ($H_{burst} = 011$): Transfers 4 data words.
- * 8-beat Burst ($H_{burst} = 101$): Transfers 8 data words.
- * 16-beat Burst ($H_{burst} = 111$): Transfers 16 data words.



4. Data phase pipelining:-

→ Address and control phases for subsequent transfers can overlap with the data phase of current transfer.

Steps

1. Initiation:- The Master Initiates the burst transfer by setting the starting address, control signals, and the HBURST signal to indicate the burst length.

2. Data Transfer:- The data is transferred on consecutive cycles. For each clock cycle the data will be read or written to the next sequential address based on the type of control signals ($H_{CONTROL}$) $\rightarrow H_{READ}(or) H_{WRITE}$.


3. completion:- The burst completes after the specified number of data words (ex:- 4, 8, or 16 words). Afterward, the bus may return to idle, or a new transaction can begin.

- i. Burst transfers are for fast data movement, such as DMA operations, memory accesses, and transfers to high-speed peripherals for embedded system.
 - ii. A burst operation is defined as one or more data transactions, initiated by a bus master, which have a consistent width of transaction to an incremental region of address space. The increment step per transaction is determined by the width of transfer (byte, half-word, word).
- No burst operations supported by the APB.

AHB Bus/protocol:-

Features of AHB Bus:-

- AHB is a new generation of AMBA Bus, which is intended to address the requirements of high-performance synthesizable designs.
- AMBA AHB is a new level of a bus which sits above the APB and implements the features required for high-performance, high clock frequency systems including:-
 - * burst transfers
 - * split transactions



- actual data will do write (or) read operation to the address of the slave.

- * Single cycle bus master handover
 - The switching b/w different masters will happen for a single bus cycle.

- * Single clock edge operation
 - Read (or) write operation will takes place at the single clock edge only.

- * non-bi-state implementation

- * wider data bus configuration (64/128 bits).

AHB Complex Bus :-

→ Larger overhead - ~27 control signals

→ Up to 15 masters allocated

Total 16 Masters → 15 Masters (active)
→ 1 Master (dummy)

→ Split transaction phases : Address, Data
 (Pipelined)

→ HREADY signal allows insertion of wait states

→ AHB supports the limitations of APB.

- * Multi-Master

- * multiple outstanding transactions

- * back-to-back transactions

→ So, like this Pinterconnect will take care of fair data access b/w the Master and Slave.

AHB signal description :-

Signal Name	Source	Description
HCLK	clock	This clock will times the all bus transfers. All signal timings are related to the rising edge of HCLK.
HRESETn Reset	Reset Controller	The bus reset signal is active low and is used to reset the system and the bus. This is the only active low signal.
HADDR [31:0] Address Bus	Master	The 32-bit System address
HTRANS [1:0] Transfer type	Master	Indicates the type of the current transfer, which can be
	10 - NON SEQUENTIAL	
	11 - SEQUENTIAL	
	00 - IDLE	
	01 - BUSY	

Signal Name	Source	Description
HWRITE Transfer direction	Master	When this signal <u>high</u> , it indicates a write transfer and when <u>low</u> as read transfer. Write → Master is sending the data on HWDATA bus -
HSIZE[2:0] Transfer size	Master	Indicates the size of the transfer, which is typically byte (8-bit), half word (16-bit), word (32-bit). → The protocol allows for larger transfer sizes up to a maximum of 1024 bits.
HBURST[2:0] Burst type	Master	Indicates if the transfer forms part of a burst → 4 beat burst & 8 beat burst → 16 beat bursts are supported. and burst may be either incrementing or wrapping.

Signal Name	Source	Description
HWDATA [SI:0] Write Data Bus	Master	<ul style="list-style-type: none"> → The write data bus is used to transfer data from the master to the bus slaves during writes operations. → A minimum data bus width of 32-bits is recommended. → However, this may easily be extended to allow for higher bandwidth operations.

HRDATA [31:0] Read data Bus	Slave	<ul style="list-style-type: none"> → The read data bus is used to transfer data from the bus slaves to the bus Master during read operations. → A minimum data bus width of 32-bits is recommended. → However, this may easily be extended to allow for higher bandwidth operations.
HREADY Transfer done	Slaves	<ul style="list-style-type: none"> → When HIGH true, HREADY signal indicates that a transfer has finished on the bus.

→ This signal may be driven to Low to extend a transfer.

→ Note: Slaves on the bus require HREADY as both an input and an output signal.

HRESP[1:0]

Transfer response

Slave → Slave provides the actual response whether the transfer is completed or not.

→ The transfer response provides additional information on the status of a transfer.

→ Four different responses are provided.

* OKAY ✓

* ERROR.

* RETRY.

* SPLIT.

HTrans Signal

Htrans [0:0]	Transfer Type	Description
00	Idle	<ul style="list-style-type: none">→ Indicates that no data transfer is required.→ The IDLE transfer type is used when a bus master has granted the bus, but Master does not wish to perform a data transfer.→ Slaves must always provide a zero wait state OKAY response to IDLE transfer.→ IDLE transfer should be ignored by the slave.
01	Busy	<ul style="list-style-type: none">→ The BUSY transfer type allows bus masters to insert IDLE cycles in the middle of the burst transfers.→ This transfer type indicates that the bus master is continuing with a burst of transfers, but

the next transfer cannot take place immediately.

→ When a Master uses the BUSY transfer type the address and Control signals must reflect in the next transfer of the burst.

→ This transfer should be ignored by the slaves.

→ Slaves must always provide zero wait state OKAY response, in the same way that they respond to IDLE transfer type.

10 - Non-sequential → Indicates the first transfer of a burst as a single transfer.

→ The address and Control signals are unrelated to the previous transfers.

→ Single transfers on the bus are treated as the bursts of one and therefore the transfer type is NON SEQUENTIAL.

→ very first time transfer.

11 - Sequential → The remaining transfers in a burst are SEQUENTIAL except the very first time transfer. (which is NON SEQ)

- The address o_g related to the previous transfer.
- The Control Information o_g identical to the previous transfer.
- The address size o_g equal to the address of the previous transfer size plus the size (in bytes).
- In the case of a wrapping burst, the address of the transfer wraps at the address boundary equal to the size (in bytes) multiplied by the no. of beats in the transfers (either 4, 8, or 16).

H_t burst Signal

→ H_t burst signal indicates the type of the burst & length of the burst.

1. length of the burst

* 1-beat

* 4-beat

* 8-beat

* 16-beat

2. Type of the burst

* Increment type

* Wrapping type



$\#burst[2:0]$	Type	Description
000 (0)	Single	Single transfer (1-beat)
001 (1)	INCR	Length is not specified (undefined) Variable length
010 (2)	WRAP 4	4-beat wrapping burst
011 (3)	INCR 4	4-beat incrementing burst
100 (4)	WRAP 8	8-beat wrapping burst
101 (5)	INCR 8	8-beat incrementing burst
110 (6)	WRAP 16	16-beat wrapping burst
111 (7)	INCR 16	16-beat incrementing burst.

- For WRAP burst, length supported is 4, 8 and 16.
- For INCR burst, length supported is 4, 8, 16 and with different lengths. (i.e., 15, 20, 24 etc).
- Burst must not cross a 1KB address boundary.
- Therefore, it is important that masters do not attempt to start a fixed-length incrementing burst which would cause the boundary to be crossed.

Hsize Signal :- represents the size/width of the transfer data


Hsize[2:0]	Size	Description	
<table border="1"><tr><td>000</td></tr></table> $0x2^2 + 0x2^1 + 0x2^0 = 0$ $2^0 = 1\text{-byte}$	000	1-byte (8-bits)	Byte
000			
<table border="1"><tr><td>001</td></tr></table> $0x2^2 + 0x2^1 + 1x2^0 = 1$ $2^1 = 2\text{-bytes}$	001	2-bytes (16-bits)	Half-word
001			
<table border="1"><tr><td>010</td></tr></table> $0x2^2 + 1x2^1 + 0x2^0 = 2$ $2^2 = 4\text{-bytes}$	010	4-bytes (32-bits)	Full-word
010			
<table border="1"><tr><td>011</td></tr></table> $0x2^2 + 1x2^1 + 1x2^0 = 3$ $2^3 = 8\text{-bytes}$	011	8-bytes (64-bits)	-
011			
<table border="1"><tr><td>100</td></tr></table> $1x2^2 + 0x2^1 + 0x2^0 = 4$ $2^4 = 16\text{-bytes}$	100	16-bytes (128-bits)	4 word data
100			

HSize[2:0]	SIZE	Description
101	32-bytes (256-bits)	8-word bus
110	64-bytes (512-bits)	-
111	128-bytes (1024-bits)	-

AHB protocols —

- In AHB, the entire transfer will be done in two phases
 1. Address phase
 2. Data phase
- In Address phase, the master will send the address and control information.
- In the Data phase, the data will be available.
- HREADY signal sent by the slave, indicating whether it completes the transfer immediately on the next posedge


- So, to complete a transfer, it requires minimum of two bus cycles / clock cycles.
- Address phase cannot be extended, but data phase can be extended by the slave



Here, Address - A, Control signal - Ctrl sent by the master in address phase 0.


Data of address - A (DA) available in Data-phase.

Transfer with wait-states




- Slave can insert wait states by making HREADY to zero and extending data-phase.
- Address Phase Cannot be extended as per AHB protocol.

Multiple transfers :-




Burst Transfer (Increment) :-




- In Burst transfer, the very first transfer is Non-sequential followed by Sequential (or) others.
 - HBURST should be same throughout the transfer.
 ↓
 It provides
 - 1) length of the burst
 - 2) type of the burst
} INCR4
- type: increment
length: 4-beat

Burst Transfer (Wrapping) :-

- In wrapping type burst, the address will wrap back to the starting address whenever the address has reached to the wrapping boundary.
- Let us consider wrapping I₈ from 0X30 to 0X36



→ HBURST → WRAP4  wrapping type
4-beat (4-transfers)

APB Bus :-

- APB - Advanced peripheral Bus
- APB is a simple bus.
- It has very low overhead with only 4 control signals.
- only one master is allowed.
- Three states :- IDLE, SETUP and ENABLE
- APB peripherals (slaves) are non-responsive type, that means the APB slaves does not provide response to APB Master.
- APB slaves are non-responsive
- APB transfer always takes 2 cycles
- Makes timing easy to design :-
- Data is always latched b/w the two cycles.



APB Signal Description :-

Signal Name	Description
PCLK	This clock will time all bus transfers. Both the low phase and high phase of PCLK are used to control transfers.
PRESETn APB Reset	The bus reset signal $\overline{P_{RST}}$ active low and P_{RST} is used to reset the system.
PENABLE APB Strobe	This strobe signal P_{STB} used to time all access on the peripheral Bus. The enable signal P_E used to indicate the second cycle of an APB transfer. The rising edge of PENABLE occurs in the middle of the APB transfer.
PADDR[31:0] APB address Bus	This is the APB address bus, which may be up to 32-bit wide and P_E driven by the peripheral bus bridge unit.
PWRITE APB transfer direction	When HIGH this signal indicates an APB write access and when LOW is read access.

Signal Name	Description
PRDATA [31:0]	The read data bus is driven by the selected slave during read cycles (when PWRITE is low). The read data bus can be up to 32-bits wide.
PWDATA [31:0]	The write data bus is driven by the peripheral bus bridge unit during write cycles (when PWRITE is High). The write data bus can be upto 32-bits wide.
PSELx	A signal from the secondary decoder, *PB select within the peripheral bus bridge unit, to each peripheral bus slave. This signal indicates that the slave device is selected and no data transfer is required. There is one PSELx signal for each bus slave.

Write transfer :-

- when PSEL = 0 it is called IDLE State.
- whenever PSEL = 1, then the PWRITE (control signal), PADDR, PNDATA will be available in the same cycles and here PENABLE is low, this is called SETUP State.
- SETUP State means the state, where the transfer has been started.
- In the 2nd cycle, the PENABLE goes high, and at the posedge of the clock, PENABLE signal the APB peripherals complete the transfer. This is called as ENABLE State.
- In APB for each transfer, it needs 2 clock cycles.
 - 1st cycle → Setup state
 - 2nd cycle → Enable state
- For write transfer, PWRITE should high throughout the write transfer.
- After the completion of one transfer, then again PSEL goes low.




Read Transfers:-

→ For Read transfer, the PWRITE should be Low.

through the Read Transfer.

→ When $PSEL = 0$, the PRDATA does not get any data.

→ When $PSEL = 1$, then PRDATA bus have data from the address (PADDR).



AHB to APB Bridge :-

- AHB to APB Bridge acts as a AHB slave and APB Master.
- The Bridge Converts the AHB transfers to equivalent APB transfers.
- Bridge provides an interface between the high speed AHB and low speed APB.
- Bridge will add the wait states to synchronize the APB and AHB transfers during the transfer from AHB to APB.
- AHB has to wait for the APB.
- AHB Master will drive all the AHB signals except HRDATA, HREADY to the bridge.
- APB Bus is connected to bridge on other side, APB Master will drive the PRDATA and all other signals on APB Bus are driven by the Bridge.
- The bridge internally having an Address Decoder which will generate PSELx signals based on the HADDR.
- Bridge also consist of some Local flipflops, which will latch the current information driven by the AHB Master.
- Whenever the wait state has inserted, the Master has to wait for the time to complete the transfer.

→ Bridge will hold the same address and the Control Information, so that the local flipflops are used in bridge.

APB Bridge Description :-

The bridge unit connects System bus transfers into APB transfers and performs the following functions:-


- * Latches the address and holds it valid throughout the transfer.
- * Bridge decodes the address (HADDR) and generates a peripheral select, PSEL_X. Only one select signal can be active during a transfer.
- * During write transfer bridge will connect the HWDATA to PWDATA.

(Drives the data onto the APB for a write transfer)

- * During read transfer bridge will connect the PRDATA to HRDATA.

(Drives the APB data onto the system bus (AHB) for a read transfer).


- * Generates a timing strobe, PENABLE, for the transfer.




Interfacing AHB and APB :-

Single Read transfer :-

- First the AHB Master will drive the HWRITE, HADDR, ~~and HRESP~~ to the bridge.
- Then, the APB peripheral get the HWRITE as PWRITE and HADDR as PADDR from the bridge, when PSEL goes high.
- At this time the APB has to drive the data, but PENABLE is zero, it cannot drive the PRDATA.
- Now, the AHB Master has to wait for the PRDATA by inserting wait states, i.e., HREADY goes low.
- Next, the PENABLE goes high in ENABLE state of APB peripherals, it drives the PRDATA at the posedge, and immediately the AHB Master gets this PRDATA as HRDATA by HREADY as high.
- For a Read transfer, the Control Signals PWRITE and HWRITE should be low throughout the read transfer.




Burst & Read transfers :-




Simple write transfers :-

- For write transfer, the respective Control Signals PWRITE and HWRITE should go high throughout the write transfers.
- In write transfer, the Data will be driving by the AHB Master and APB peripherals has to sample that driven data.
- The AHB Master will drive the HADDR and the HWDATA in next cycle, after that the APB peripheral will sample the HADDR as PADDR and HWDATA as PWDATA at the same time after the driving of HWDATA by AHB master.
- PADDR, PWDATA will be available at the same time at APB peripheral sides.
- AHB Master has to wait for transfer to be completed by the APB peripherals by inserting wait states making HREADY to low.
- Whenever PENABLE goes high, the APB peripheral samples the HWDATA as actual PDATA and completes the transfer.




Burst & write transfers:-



TB Architecture :-

- To verify this AHB2APB-Bridge, we have to develop UVM-Test Bench.
- Here we are verifying this with a Single MASTER and slave.
 - one → AHB Master
 - one → APB peripheral
- Now, In UVM-TB, we will have 2 agents
 1. Master Agent (AHB-Master)
 2. Slave Agent (APB-slave)
- Both Agents will be active. All the AHB Signals driven by the Master Agent and all the APB Signals (PRDATA) will be driven by the Slave agent.
- Master Agent will Sample the ^(DUT) HRDATA, HWDATA
- Slave Agent will Sample all the APB Signals like PRDATA, PWDATA (DUT)
- Now in Scoreboard, we will Implement the Comparison logic to Compare the
 - (i) PWDATA with HWDATA -
 - (ii) PRDATA with HRDATA .



Test Cases / Scenarios:-

- * Sequential write transfers (with different values of HBURST)
- * Sequential Read transfers (with different values of HBURST)
- * Non sequential write transfers
- * Non sequential Read transfers
- * Non sequential back to back Read & write transfers.
- * Combination of Sequential & Non sequential transfers.