DSD Final Checkpoint Scores

1. Baseline

(1) Area: (um²)

截圖: Total cell area = 245036.661605

```
typical (File: /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db)
Number of ports:
                                            1836
Number of nets:
                                            19467
Number of cells:
Number of combinational cells:
Number of sequential cells:
                                            13986
                                             4121
Number of macros/black boxes:
Number of buf/inv:
Number of references:
                                             4009
                                 131351.600835
Combinational area:
                                113685.060770
Noncombinational area:
Macro/Black Box area:
Net Interconnect area:
                                       0.000000
                                2342072.052460
                                   245036.661605
Total area:
                                 2587108.714064
Hierarchical area distribution
                                     Global cell area
                                                                     Local cell area
Hierarchical cell
                                                   Percent Combi-
                                                                           Noncombi-
                                                                                          Black-
                                                             national
                                                                                                  Design
                                                                           national
                                     Total
                                                   Total
                                                                                          boxes
                                                     100.0
                                                              1340.9460
                                                                                0.0000
                                                                                         0.0000
                                                                                                  D_cache
I_cache
                                                                            37261.3242
                                                              37451.4334
                                      74712.7576
                                                      30.5
                                                                                         0.0000
                                                      25.9
43.0
I_cache
i_RISCV
                                                                             37027.0830
                                                                                          0.0000
                                                                                                  RISCV_Pipeline
                                     105403.4473
                                                              49935.8107
                                                                            39396.6535
                                                                                         0.0000
i_RISCV/alu_u
                                      14864.1318
                                                              14864.1318
                                                                                 0.0000
                                                                                         0.0000
                                                       6.1
i_RISCV/cpr
                                                              1206.8514
                                                                                         0.0000
                                                                                                  comparator
                                                             131351.6008 113685.0608 0.0000
Total
```

(2) Total Simulation Time of given noHazard testbench: (ns)

截圖: 1088.490 ns

```
*Verdi* Loading libsscore_vcs202206.so
FSDB Dumper for VCS, Release Verdi_T-2022.06, Linux x86_64/64bit, 05/29/2022
(C) 1996 - 2022 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi*: Create FSDB file 'Final.fsdb'
*Verdi*: Begin traversing the scope (Final_tb), layer (0).
*Verdi*: Enable *mad dumping.
*Verdi*: Enable and dumping.
*Verdi*: Begin traversing the scopes, layer (0).
*Verdi*: End of traversing.
*Verdi*: End of traversing.

Simulation FINISH !!

$finish called from file "Final_tb.v", line 222.
$finish at simulation time 1088490

VC S S im u l a t i on R e p o r t
Time: 1088490 ps
CPU Time: 1.550 seconds; Data structure size: 4.6Mb
Wed May 28 22:09:40 2025
CPU time: 4.192 seconds to compile + 1.654 seconds to elab + 1.172 seconds to link + 1.607 seconds in simulation
```

(3) Total Simulation Time of given has Hazard testbench: (ns)

截圖: 9187.490 ns

```
*Verdi* Loading libsscore_vcs202206.so

*FSDB Dumper for VCS, Release Verdi_T-2022.06, Linux x86_64/64bit, 05/29/2022
(C) 1996 - 2022 by Synopsys, Inc.

*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.

*Verdi*: Create FSDB file 'Final_fsdb'

*Verdi*: Begin traversing the scope (Final_tb), layer (0).

*Verdi*: Enable *mda dumping.

*Verdi*: Begin traversing the scopes, layer (0).

*Verdi*: End of traversing the scopes, layer (0).

*Verdi*: End of traversing.

Simulation FINISH !!

$\int \text{(^o^\)}/\text{ CONGRATULATIONS!} \text{ The simulation result is PASS!!!}

$\int \text{(^o^\)}/\text{ CONGRATULATIONS!} \text{ The simulation result is PASS!!!}

$\int \text{(Tinish called from file "Final_tb.v", line 222.} \text{$\int \text{inish at simulation time} 9187490 \text{ VC S S im u l at i o n Report} \text{ Time: 9187490 ps} \text{ CPU Time: 9.000 seconds; Data structure size: 4.6Mb} \text{ Wed May 28 22:09;20 2025} \text{ CPU Time: 4.615 seconds to compile + 1.495 seconds to elab + 1.022 seconds to link + 9.061 seconds in simulation}
```

(4) Clock cycle for post-syn simulation (cycle in testbench, not cycle in sdc): (ns) 3.49 ns

```
// this is a test bench feeds initial instruction and data
// the processor output is not verified

timescale 1 ns/10 ps

define CYCLE 3.49 // You can modify your clock frequency

define MAX_CYCLES 10000000 // Max cycle count to stop the simulaiton. You can modify it

define SDFFILE "./Netlist/CHIP_syn.sdf" // Modify your SDF file name
```