# **Report Generated by Test Manager**

Title: Horloge\_Interne\_Test Author: Khalid Bouzrhaiba Date: 12-Aug-2024 17:22:50

# **Test Environment**

Platform: PCWIN64 MATLAB: (R2023a)

# Summary

Name	Outcome	Duration (Seconds)
Results: 2024-Aug-12 17:21:03	10 🗸	35.588
☐ <u>Horloge_interne_v3</u>	10 🗸	34.864
Horloge_interne_v3/Horloge_Interne	<b>Ø</b>	3.744
Horloge interne_v3_Harness	<b>Ø</b>	3.744
Horloge interne v3/Horloge Interne/ Changes_Interval	0	2.231
E CHANGES	<b>②</b>	2.232
Horloge_interne_v3/Horloge_Interne/ Day_adjustment/CD_when_Month// Year_overflows	0	2.38
<u> CD_6</u>	<b>②</b>	2.381
<u>Horloge_interne_v3/Horloge_Interne/</u> <u>Day_adjustment/Subsystem2</u>	0	2.807
■ <u>CD 5</u>	<b>②</b>	2.806
Horloge interne v3/Horloge Interne/ Hour_adjustment	0	1.714
<b>CHANGED_HOUR2</b>	<b>②</b>	1.714
Horloge interne v3/Horloge Interne/ Last Day of Month	0	1.86
Last_Day_Month_scenario2	<b>②</b>	1.859
Horloge_interne_v3/Horloge_Interne/ Leap_Year	0	2.046
Leap_scenario1	<b>Ø</b>	2.045
Horloge interne v3/Horloge Interne/ MATLAB Function1	0	4.513
■ <u>CYN_remD2</u>	•	4.512
<u>Horloge_interne_v3/Horloge_Interne/</u> <u>MN_from_DN</u>	0	3.116

■ <u>AM_2</u>	•	3.116
□ <u>Horloge_interne_v3/Horloge_Interne/</u> H_var_State1	<b>Ø</b>	2.232
DN LDY V1	<b>②</b>	2.232

Results: 2024-Aug-12 17:21:03

Result Type: Result Set Parent: None

Start Time: 12-Aug-2024 17:21:04 End Time: 12-Aug-2024 17:21:40 Outcome: Total: 10, Passed: 10

**Aggregated Coverage Results** 

Analyzed Model	Sim Mode	Com	Decisio	Condit	мсрс	Executi
		plex	n	ion		on
		ity				
Horloge_interne_v3/Horloge_Interne	Normal	49	100%	100%	100%	100%
Horloge_interne_v3/Horloge_Interne/Changes_I	Normal		1000/			1000/
<u>nterval</u>		4	100%	100%		100%
Horloge interne v3/Horloge Interne/Day adjus	Normal					
tment/CD_when_Month//Year_overflows		0				
Horloge interne_v3/Horloge_Interne/Hour_adj	Normal			,		4000/
<u>ustment</u>		4	100%	-		100%
Horloge_interne_v3/Horloge_Interne/Day_adjus	Normal					100%
<u>tment/Subsystem2</u>		0				
Horloge_interne_v3/Horloge_Interne/Last_Day_	Normal					4000/
<u>of_Month</u>		2	100%	-		100%
🚹 Horloge_interne_v3/Horloge_Interne/Leap_Year	Normal	2	100%	100%	100%	100%
Horloge interne_v3/Horloge_Interne/MATLAB	Normal					
Function1		7	100%	100%	100%	-
Horloge interne_v3/Horloge_Interne/MN_from	Normal					
DN		13	100%	100%	100%	100%
Horloge_interne_v3/Horloge_Interne/H_var_Sta	Normal					
te1		5	100%	100%		100%

**Back to Report Summary** 

# Horloge\_interne\_v3

#### **Test Result Information**

Result Type: Test File Result

Parent: Results: 2024-Aug-12 17:21:03

 Start Time:
 12-Aug-2024 17:21:04

 End Time:
 12-Aug-2024 17:21:39

 Outcome:
 Total: 10, Passed: 10

#### **Test Suite Information**

Name: Horloge\_interne\_v3

**Back to Report Summary** 

# Horloge\_interne\_v3/Horloge\_Interne

#### **Test Result Information**

Result Type: Test Suite Result
Parent: Horloge interne\_v3
Start Time: 12-Aug-2024 17:21:04
End Time: 12-Aug-2024 17:21:08
Outcome: Total: 1, Passed: 1

### **Test Suite Information**

Name: Horloge\_interne\_v3/Horloge\_Interne

**Back to Report Summary** 

# Horloge\_interne\_v3\_Harness

#### **Test Result Information**

Result Type: Test Case Result

Parent: <u>Horloge interne v3/Horloge Interne</u>

Start Time: 12-Aug-2024 17:21:04 End Time: 12-Aug-2024 17:21:08

Outcome: Passed

#### **Test Case Information**


Name: Horloge\_interne\_v3\_Harness

Type: Baseline Test

# **Verify Result**


Name	Link to Plo t
Test Sequence/step_1:verify(Year==2024 && Month==8 && Day==1 && Hour==9 && Minute==1)	<u>Link</u>
☑ Test Sequence/step_3:verify(Year==2024 && Month==8 && Day==2 && Hour==4 && Minute==1)	Link
☑ Test Sequence/step_5:verify(Year==2024 && Month==8 && Day==5 && Hour==13 && Minute==1)	Link
☑ Test Sequence/step_7:verify(Year==2024 && Month==8 && Day==31 && Hour==23 && Minute==1)	Link
☑ Test Sequence/step_9:verify(Year==2024 && Month==9 && Day==1 && Hour==0 && Minute==1)	Link
Test Sequence/step_11:verify(Year==2024 && Month==10 && Day==23 && Hour==17 && Minute==1)	<u>Link</u>
☑ Test Sequence/step_13:verify(Year==2024 && Month==3 && Day==20 && Hour==5 && Minute==1)	<u>Link</u>
☑ Test Sequence/step_15:verify(Year==2025 && Month==1 && Day==1 && Hour==0 && Minute==1)	<u>Link</u>
☑ Test Sequence/step_17:verify(Year==2025 && Month==2 && Day==28 && Hour==23 && Minute==1)	<u>Link</u>
☑ Test Sequence/step_19:verify(Year==2025 && Month==3 && Day==1 && Hour==0 && Minute==1)	<u>Link</u>
☑ Test Sequence/step_21:verify(Year==2138 && Month==8 && Day==31 && Hour==1 && Minute==1)	<u>Link</u>
☑ Test Sequence/step_23:verify(Year==2025 && Month==1 && Day==1 && Hour==1 && Minute==1)	<u>Link</u>
☑ Test Sequence/step_25:verify(Year==2024 && Month==2 && Day==11 && Hour==17 && Minute==1)	<u>Link</u>
☑ Test Sequence/step_27:verify(Year==2024 && Month==3 && Day==3 && Hour==13 && Minute==1)	<u>Link</u>
☑ Test Sequence/step_29:verify(Year==2024 && Month==4 && Day==14 && Hour==5 && Minute==1)	<u>Link</u>
☑ Test Sequence/step_31:verify(Year==2024 && Month==5 && Day==25 && Hour==21 && Minute==1)	<u>Link</u>
☑ Test Sequence/step_33:verify(Year==2024 && Month==6 && Day==15 && Hour==17 && Minute==1)	<u>Link</u>
☑ Test Sequence/step_35:verify(Year==2024 && Month==7 && Day==27 && Hour==9 && Minute==1)	<u>Link</u>
☑ Test Sequence/step_37:verify(Year==2024 && Month==9 && Day==7 && Hour==1 && Minute==1)	<u>Link</u>
☑ Test Sequence/step_39:verify(Year==2024 && Month==10 && Day==18 && Hour==17 && Minute==1)	<u>Link</u>
☑ Test Sequence/step_41:verify(Year==2024 && Month==11 && Day==29 && Hour==9 && Minute==1)	<u>Link</u>
☑ Test Sequence/step_43:verify(Year==2024 && Month==12 && Day==20 && Hour==5 && Minute==1)	<u>Link</u>
☑ Test Sequence/step_45:verify(Year==2101 && Month==1 && Day==11 && Hour==1 && Minute==1)	<u>Link</u>
☑ Test Sequence/step_47:verify(Year==2025 && Month==8 && Day==1 && Hour==9 && Minute==1)	<u>Link</u>
☑ Test Sequence/step_49:verify(Year==2024&& Month==1 && Day==1 && Hour==9 && Minute==1)	<u>Link</u>
Test Sequence/step_51:verify(Year==2024 && Month==2 && Day==1 && Hour==9 && Minute==1)	<u>Link</u>
Test Sequence/step_53:verify(Year==2025 && Month==2 && Day==1 && Hour==9 && Minute==1)	<u>Link</u>

	Name
6	Test Sequence/step_1:verify(Year==2024 && Month==8 && Day==1 && Hour==9 && Minute==1)
	Test Sequence/step 3:verify(Year==2024 && Month==8 && Day==2 && Hour==4 && Minute==1)




Back to Report SummaryBack to Signal Summary

# Name Test Sequence/step\_5:verify(Year==2024 && Month==8 && Day==5 && Hour==13 && Minute==1) Test Sequence/step\_7:verify(Year==2024 && Month==8 && Day==31 && Hour==23 && Minute==1)




Back to Report SummaryBack to Signal Summary

# Name Test Sequence/step\_9:verify(Year==2024 && Month==9 && Day==1 && Hour==0 && Minute==1) Test Sequence/step\_11:verify(Year==2024 && Month==10 && Day==23 && Hour==17 && Minute==1)




Back to Report SummaryBack to Signal Summary

# Name Test Sequence/step\_13:verify(Year==2024 && Month==3 && Day==20 && Hour==5 && Minute==1) Test Sequence/step\_15:verify(Year==2025 && Month==1 && Day==1 && Hour==0 && Minute==1)




Back to Report SummaryBack to Signal Summary

# Name ✓ Test Sequence/step\_17:verify(Year==2025 && Month==2 && Day==28 && Hour==23 && Minute==1) ✓ Test Sequence/step\_19:verify(Year==2025 && Month==3 && Day==1 && Hour==0 && Minute==1)




Back to Report SummaryBack to Signal Summary

# Name ✓ Test Sequence/step\_21:verify(Year==2138 && Month==8 && Day==31 && Hour==1 && Minute==1) ✓ Test Sequence/step\_23:verify(Year==2025 && Month==1 && Day==1 && Hour==1 && Minute==1)




Back to Report SummaryBack to Signal Summary

# Name Test Sequence/step\_25:verify(Year==2024 && Month==2 && Day==11 && Hour==17 && Minute==1) Test Sequence/step\_27:verify(Year==2024 && Month==3 && Day==3 && Hour==13 && Minute==1)




Back to Report SummaryBack to Signal Summary

# Name Test Sequence/step\_29:verify(Year==2024 && Month==4 && Day==14 && Hour==5 && Minute==1) Test Sequence/step\_31:verify(Year==2024 && Month==5 && Day==25 && Hour==21 && Minute==1)




Back to Report SummaryBack to Signal Summary

# Name Test Sequence/step\_33:verify(Year==2024 && Month==6 && Day==15 && Hour==17 && Minute==1) Test Sequence/step\_35:verify(Year==2024 && Month==7 && Day==27 && Hour==9 && Minute==1)




Back to Report SummaryBack to Signal Summary

# Name ✓ Test Sequence/step\_37:verify(Year==2024 && Month==9 && Day==7 && Hour==1 && Minute==1) ✓ Test Sequence/step\_39:verify(Year==2024 && Month==10 && Day==18 && Hour==17 && Minute==1)




Back to Report SummaryBack to Signal Summary

# Name Test Sequence/step\_41:verify(Year==2024 && Month==11 && Day==29 && Hour==9 && Minute==1) Test Sequence/step\_43:verify(Year==2024 && Month==12 && Day==20 && Hour==5 && Minute==1)




Back to Report SummaryBack to Signal Summary

# Name ☐ Test Sequence/step\_45:verify(Year==2101 && Month==1 && Day==11 && Hour==1 && Minute==1) ☐ Test Sequence/step\_47:verify(Year==2025 && Month==8 && Day==1 && Hour==9 && Minute==1)




Back to Report SummaryBack to Signal Summary

# Name Test Sequence/step\_49:verify(Year==2024&& Month==1 && Day==1 && Hour==9 && Minute==1) Test Sequence/step\_51:verify(Year==2024 && Month==2 && Day==1 && Hour==9 && Minute==1)



Back to Report SummaryBack to Signal Summary

Test Sequence/step\_53:verify(Year==2025 && Month==2 && Day==1 && Hour==9 && Minute==1)



# Back to Report SummaryBack to Signal Summary

## **Simulation**

# **System Under Test Information**

Model: Horloge\_interne\_v3

Harness: Horloge\_interne\_v3\_Harness

Harness Owner: Horloge\_interne\_v3/Horloge\_Interne

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: Configuration1

Start Time: 0 Stop Time: 25

Checksum: 2656447006 2138775566 1399288097 391726634

Simulink Version: 10.7 Model Version: 1.9

Model Author: Khalid-B

Date: Mon Aug 12 16:49:55 2024

User ID: Khalid-B

Model Path: C:\Users\Khalid-

 $B\Desktop\matlab\Alten\newnew\Horloge\_intern$ 

e\_v3\Horloge\_interne\_v3.slx

Machine Name: KHALID

Solver Name: VariableStepDiscrete

Solver Type: Variable-Step

Max Step Size: 0.20000000000000001 Simulation Start Time: 2024-08-12 17:21:04 Simulation Stop Time: 2024-08-12 17:21:07

Platform: PCWIN64

Test Logs:

No baseline criteria evaluation performed as no baseline data is available for this test.

**Back to Report Summary** 

# Horloge\_interne\_v3/Horloge\_Interne/Changes\_Interval

#### **Test Result Information**

Result Type: Test Suite Result
Parent: Horloge\_interne\_v3

 Start Time:
 12-Aug-2024 17:21:10

 End Time:
 12-Aug-2024 17:21:12

 Outcome:
 Total: 1, Passed: 1

#### **Test Suite Information**

Name: Horloge\_interne\_v3/Horloge\_Interne/

Changes\_Interval

**Back to Report Summary** 

#### **CHANGES**

#### **Test Result Information**

Result Type: Test Case Result

Parent: <u>Horloge interne\_v3/Horloge\_Interne/</u>

Changes\_Interval

Start Time: 12-Aug-2024 17:21:10 End Time: 12-Aug-2024 17:21:12

Outcome: Passed


#### **Test Case Information**

Name: CHANGES Type: Baseline Test

## **Verify Result**


Name	Link to Plo t
Test Sequence/step_1:verify(Changes==1)	<u>Link</u>
Test Sequence/step_3:verify(Changes==2)	<u>Link</u>
Test Sequence/step_5:verify(Changes==3)	<u>Link</u>
Test Sequence/step_7:verify(Changes==4)	Link

Name
Test Sequence/step_1:verify(Changes==1)
Test Sequence/step_3:verify(Changes==2)



Back to Report SummaryBack to Signal Summary

Name
Test Sequence/step_5:verify(Changes==3)
Test Sequence/step_7:verify(Changes==4)



Back to Report SummaryBack to Signal Summary

## **Simulation**

# **System Under Test Information**

Model: Horloge\_interne\_v3

Harness: CHANGES

Harness Owner: Horloge\_interne\_v3/Horloge\_Interne/

Changes\_Interval

Release: Current

Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: Configuration1

Start Time: 0 Stop Time: 10

Checksum: 1528038129 2405889979 2876292762 1225159822

Simulink Version: 10.7 Model Version: 1.4

Model Author: Khalid-B

Date: Mon Aug 12 14:34:43 2024

User ID: Khalid-B

Model Path: C:\Users\Khalid-

B\Desktop\matlab\Alten\newnew\Horloge\_intern

e\_v3\Horloge\_interne\_v3.slx

Machine Name: KHALID

Solver Name: VariableStepDiscrete

Solver Type: Variable-Step

Platform: PCWIN64

#### Test Logs:

No baseline criteria evaluation performed as no baseline data is available for this test.

#### **Back to Report Summary**

Horloge\_interne\_v3/Horloge\_Interne/ Day\_adjustment/CD\_when\_Month// Year overflows

**Test Result Information** 

Result Type: Test Suite Result
Parent: Horloge interne v3
Start Time: 12-Aug-2024 17:21:13
End Time: 12-Aug-2024 17:21:15
Outcome: Total: 1, Passed: 1

#### **Test Suite Information**

Name: Horloge\_interne\_v3/Horloge\_Interne/

Day\_adjustment/CD\_when\_Month//

Year\_overflows

**Back to Report Summary** 

### $CD_6$

#### **Test Result Information**

Result Type: Test Case Result

Parent: Horloge\_interne\_v3/Horloge\_Interne/

Day adjustment/CD when Month//

Year\_overflows

Start Time: 12-Aug-2024 17:21:13 End Time: 12-Aug-2024 17:21:15

Outcome: Passed


#### **Test Case Information**

Name: CD\_6

Type: Baseline Test

## **Verify Result**

Name	Link	k to Plo t
Test Sequence/step_1:verify(CD3_4==87)	ŢŢ	<u> ink</u>
Test Sequence/step_3:verify(CD3_4==1)	<u> </u>	Link



Back to Report SummaryBack to Signal Summary

### **Simulation**

# **System Under Test Information**

Model: Horloge\_interne\_v3

Harness: CD\_6

Harness Owner: Horloge\_interne\_v3/Horloge\_Interne/

Day\_adjustment/CD\_when\_Month//

Year\_overflows

Release: Current Simulation Mode: normal

Override SIL or PIL

Mode:

Configuration Set: Configuration1

Start Time: 0 Stop Time: 10

Checksum: 4174866680 603902661 864138931 2435204343

Simulink Version: 10.7 Model Version: 1.14 Model Author: Khalid-B

Date: Mon Aug 12 14:34:44 2024

User ID: Khalid-B

Model Path: C:\Users\Khalid-

B\Desktop\matlab\Alten\newnew\Horloge\_intern

e\_v3\Horloge\_interne\_v3.slx

Machine Name: KHALID

Solver Name: VariableStepDiscrete

Solver Type: Variable-Step

Platform: PCWIN64

#### Test Logs:

No baseline criteria evaluation performed as no baseline data is available for this test.

### **Back to Report Summary**

Horloge\_interne\_v3/Horloge\_Interne/ Day\_adjustment/Subsystem2

#### **Test Result Information**

Result Type: Test Suite Result
Parent: Horloge interne v3
Start Time: 12-Aug-2024 17:21:16
End Time: 12-Aug-2024 17:21:19
Outcome: Total: 1, Passed: 1

#### **Test Suite Information**

Name: Horloge\_interne\_v3/Horloge\_Interne/

Day\_adjustment/Subsystem2

**Back to Report Summary** 

## $CD_5$

#### **Test Result Information**

Result Type: Test Case Result

Parent: Horloge\_interne\_v3/Horloge\_Interne/

Day\_adjustment/Subsystem2

Start Time: 12-Aug-2024 17:21:16 End Time: 12-Aug-2024 17:21:19

Outcome: Passed


#### **Test Case Information**

Name: CD\_5

Type: Baseline Test

### **Verify Result**

Name	Link to Plo t
Test Sequence/step_1:verify(CD2==18)	<u>Link</u>



# Back to Report SummaryBack to Signal Summary

## **Simulation**

# **System Under Test Information**

Model: Horloge\_interne\_v3

Harness: CD\_5

Harness Owner: Horloge\_interne\_v3/Horloge\_Interne/

Day\_adjustment/Subsystem2

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: Configuration1

Start Time: 0 Stop Time: 10

Checksum: 972147553 3734940968 2161296706 3759945467

Simulink Version: 10.7 Model Version: 1.13 Model Author: Khalid-B

Date: Mon Aug 12 14:34:44 2024

User ID: Khalid-B

Model Path: C:\Users\Khalid-

B\Desktop\matlab\Alten\newnew\Horloge\_intern

e\_v3\Horloge\_interne\_v3.slx

Machine Name: KHALID

Solver Name: VariableStepDiscrete

Solver Type: Variable-Step

Platform: PCWIN64

#### Test Logs:

No baseline criteria evaluation performed as no baseline data is available for this test.

### **Back to Report Summary**

# Horloge\_interne\_v3/Horloge\_Interne/ Hour\_adjustment

**Test Result Information** 

Result Type: Test Suite Result
Parent: Horloge interne v3
Start Time: 12-Aug-2024 17:21:20
End Time: 12-Aug-2024 17:21:22
Outcome: Total: 1, Passed: 1

#### **Test Suite Information**

Name: Horloge\_interne\_v3/Horloge\_Interne/

Hour\_adjustment

**Back to Report Summary** 

# CHANGED\_HOUR2

#### **Test Result Information**

Result Type: Test Case Result

Parent: <u>Horloge interne v3/Horloge Interne/</u>

Hour\_adjustment

Start Time: 12-Aug-2024 17:21:20 End Time: 12-Aug-2024 17:21:22

Outcome: Passed


#### **Test Case Information**

Name: CHANGED\_HOUR2 Type: Baseline Test

## **Verify Result**


Name	Link to Plo t
Test Sequence/step_1:verify(CH==10)	<u>Link</u>
Test Sequence/step_3:verify(CH==1)	<u>Link</u>
Test Sequence/step_5:verify(CH==16)	<u>Link</u>
Test Sequence/step_7:verify(CH==16)	Link

Name



Back to Report SummaryBack to Signal Summary





Back to Report SummaryBack to Signal Summary

# **Simulation**

# **System Under Test Information**

Model: Horloge\_interne\_v3 Harness: CHANGED\_HOUR2

Harness Owner: Horloge\_interne\_v3/Horloge\_Interne/

Hour\_adjustment

Release: Current

Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: Configuration1

Start Time: 0 Stop Time: 10

Checksum: 1935193750 3850173969 1068277957 3781451612

Simulink Version: 10.7 Model Version: 1.15 Model Author: Khalid-B

Date: Mon Aug 12 14:34:44 2024

User ID: Khalid-B

Model Path: C:\Users\Khalid-

B\Desktop\matlab\Alten\newnew\Horloge\_intern

e\_v3\Horloge\_interne\_v3.slx

Machine Name: KHALID

Solver Name: VariableStepDiscrete

Solver Type: Variable-Step

Platform: PCWIN64

Test Logs:

No baseline criteria evaluation performed as no baseline data is available for this test.

**Back to Report Summary** 

# Horloge\_interne\_v3/Horloge\_Interne/ Last\_Day\_of\_Month

#### **Test Result Information**

Result Type: Test Suite Result

Parent: Horloge interne v3
Start Time: 12-Aug-2024 17:21:22
End Time: 12-Aug-2024 17:21:24
Outcome: Total: 1, Passed: 1

#### **Test Suite Information**

Name: Horloge\_interne\_v3/Horloge\_Interne/

Last\_Day\_of\_Month

**Back to Report Summary** 

# Last\_Day\_Month\_scenario2

#### **Test Result Information**

Result Type: Test Case Result

Parent: <u>Horloge\_interne\_v3/Horloge\_Interne/</u>

Last\_Day\_of\_Month

Start Time: 12-Aug-2024 17:21:22 End Time: 12-Aug-2024 17:21:24

Outcome: Passed

#### **Test Case Information**


Name: Last\_Day\_Month\_scenario2

Type: Baseline Test

### **Verify Result**


Name	Link to Plo t
Test Sequence/step_1:verify(Last_Day_of_Month==29)	<u>Link</u>
Test Sequence/step_3:verify(Last_Day_of_Month==28)	<u>Link</u>
Test Sequence/step_5:verify(Last_Day_of_Month==31)	<u>Link</u>
Test Sequence/step_7:verify(Last_Day_of_Month==30)	<u>Link</u>

Name	
Test Sequence/step_1:verify(Last_Day_of_Month==29)	



Back to Report SummaryBack to Signal Summary





Back to Report SummaryBack to Signal Summary

### **Simulation**

# **System Under Test Information**

Model: Horloge\_interne\_v3

Harness: Last\_Day\_Month\_scenario2

Harness Owner: Horloge\_interne\_v3/Horloge\_Interne/

Last\_Day\_of\_Month

Override SIL or PIL 0

Mode:

Configuration Set: Configuration1

Start Time: 0 Stop Time: 10

Checksum: 4284381204 4208318777 745706502 2875428380

Simulink Version: 10.7 Model Version: 1.14 Model Author: Khalid-B

Date: Mon Aug 12 14:34:44 2024

User ID: Khalid-B

Model Path: C:\Users\Khalid-

B\Desktop\matlab\Alten\newnew\Horloge\_intern

e\_v3\Horloge\_interne\_v3.slx

Machine Name: KHALID

Solver Name: VariableStepDiscrete

Solver Type: Variable-Step

Platform: PCWIN64

Test Logs:

No baseline criteria evaluation performed as no baseline data is available for this test.

**Back to Report Summary** 

# Horloge\_interne\_v3/Horloge\_Interne/ Leap\_Year

#### **Test Result Information**

Result Type: Test Suite Result

Parent: Horloge interne v3
Start Time: 12-Aug-2024 17:21:25
End Time: 12-Aug-2024 17:21:27
Outcome: Total: 1, Passed: 1

#### **Test Suite Information**

Name: Horloge\_interne\_v3/Horloge\_Interne/Leap\_Year

**Back to Report Summary** 

# Leap\_scenario1

### **Test Result Information**

Result Type: Test Case Result

Parent: <u>Horloge interne v3/Horloge Interne/Leap Year</u>

Start Time: 12-Aug-2024 17:21:25 End Time: 12-Aug-2024 17:21:27

Outcome: Passed


### **Test Case Information**

Name: Leap\_scenario1 Type: Baseline Test

### **Verify Result**

Name	Link to Plo t
✓ Test Sequence/step_3:verify(Leap==29)	<u>Link</u>
✓ Test Sequence/step_5:verify(Leap==28)	<u>Link</u>
Test Sequence/step_7:verify(Leap==29)	<u>Link</u>


Name
☑ Test Sequence/step_3:verify(Leap==29)
Test Sequence/step_5:verify(Leap==28)



Back to Report SummaryBack to Signal Summary

Name

☑ Test Sequence/step\_7:verify(Leap==29)



# Back to Report SummaryBack to Signal Summary

# **Simulation**

# **System Under Test Information**

Model: Horloge\_interne\_v3
Harness: Leap\_scenario1

Harness Owner: Horloge\_interne\_v3/Horloge\_Interne/Leap\_Year

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: Configuration 1

Start Time: 0 Stop Time: 10

Checksum: 144916322 1516373151 4249223224 3939431754

Simulink Version: 10.7 Model Version: 1.13

Model Author: Khalid-B

Date: Mon Aug 12 14:34:44 2024

User ID: Khalid-B

Model Path: C:\Users\Khalid-

B\Desktop\matlab\Alten\newnew\Horloge\_intern

e\_v3\Horloge\_interne\_v3.slx

Machine Name: KHALID

Solver Name: VariableStepDiscrete

Solver Type: Variable-Step

Max Step Size: 0.2000000000000001 Simulation Start Time: 2024-08-12 17:21:25 Simulation Stop Time: 2024-08-12 17:21:26

Platform: PCWIN64

Test Logs:

No baseline criteria evaluation performed as no baseline data is available for this test.

**Back to Report Summary** 

## Horloge\_interne\_v3/Horloge\_Interne/ MATLAB Function1

#### **Test Result Information**

Result Type: Test Suite Result
Parent: Horloge interne v3

 Start Time:
 12-Aug-2024 17:21:27

 End Time:
 12-Aug-2024 17:21:32

 Outcome:
 Total: 1, Passed: 1

### **Test Suite Information**

Name: Horloge\_interne\_v3/Horloge\_Interne/MATLAB

Function1

**Back to Report Summary** 

### CYN\_remD2

### **Test Result Information**

Result Type: Test Case Result

Parent: <u>Horloge\_interne\_v3/Horloge\_Interne/MATLAB</u>

Function1

Start Time: 12-Aug-2024 17:21:27 End Time: 12-Aug-2024 17:21:32

Outcome: Passed


### **Test Case Information**

Name: CYN\_remD2 Type: Baseline Test

### **Verify Result**


Name	Link to Plo t
Test Sequence/step_1:verify(CY==2024 && remD==100)	<u>Link</u>
Test Sequence/step_3:verify(CY==2025 && remD==34)	<u>Link</u>
Test Sequence/step_5:verify(CY==2025 && remD==100)	<u>Link</u>
Test Sequence/step_7:verify(CY==2026 && remD==35)	Link
Test Sequence/step_9:verify(CY==2100 && remD==100)	Link
Test Sequence/step_11:verify(CY==2101 && remD==35)	Link

Name




Back to Report SummaryBack to Signal Summary





Back to Report SummaryBack to Signal Summary





Back to Report SummaryBack to Signal Summary

### **Simulation**

# **System Under Test Information**

Model: Horloge\_interne\_v3

Harness: CYN\_remD2

Harness Owner: Horloge\_interne\_v3/Horloge\_Interne/MATLAB

Function1

Override SIL or PIL 0

Mode:

Configuration Set: Configuration1

Start Time: 0 Stop Time: 10

Checksum: 1761183483 852994869 4142329056 2274541223

Simulink Version: 10.7 Model Version: 1.18 Model Author: Khalid-B

Date: Mon Aug 12 14:34:45 2024

User ID: Khalid-B

Model Path: C:\Users\Khalid-

B\Desktop\matlab\Alten\newnew\Horloge\_intern

e\_v3\Horloge\_interne\_v3.slx

Machine Name: KHALID

Solver Name: VariableStepDiscrete

Solver Type: Variable-Step

Platform: PCWIN64

Test Logs:

No baseline criteria evaluation performed as no baseline data is available for this test.

**Back to Report Summary** 

# Horloge\_interne\_v3/Horloge\_Interne/ MN\_from\_DN

#### **Test Result Information**

Result Type: Test Suite Result

Parent: Horloge interne v3
Start Time: 12-Aug-2024 17:21:33
End Time: 12-Aug-2024 17:21:36
Outcome: Total: 1, Passed: 1

#### **Test Suite Information**

Name: Horloge\_interne\_v3/Horloge\_Interne/

MN\_from\_DN

**Back to Report Summary** 

### $AM_2$

#### **Test Result Information**

Result Type: Test Case Result

Parent: Horloge interne\_v3/Horloge\_Interne/

MN\_from\_DN

Start Time: 12-Aug-2024 17:21:33 End Time: 12-Aug-2024 17:21:36

Outcome: Passed

### **Test Case Information**


Name: AM\_2

Type: Baseline Test


### **Verify Result**

Name	Link to Plo t
Test Sequence/step_1:verify(Month==1)	<u>Link</u>
Test Sequence/step_3:verify(Month==2)	<u>Link</u>
Test Sequence/step_5:verify(Month==2)	<u>Link</u>
Test Sequence/step_7:verify(Month==3)	<u>Link</u>
Test Sequence/step_9:verify(Month==4)	<u>Link</u>
Test Sequence/step_11:verify(Month==5)	<u>Link</u>
☑ Test Sequence/step_13:verify(Month==6)	<u>Link</u>
Test Sequence/step_15:verify(Month==7)	<u>Link</u>


Test Sequence/step_17:verify(Month==8)	<u>Link</u>
Test Sequence/step_19:verify(Month==9)	<u>Link</u>
Test Sequence/step_21:verify(Month==10)	<u>Link</u>
Test Sequence/step_23:verify(Month==11)	<u>Link</u>
Test Sequence/step_25:verify(Month==12)	<u>Link</u>



Back to Report SummaryBack to Signal Summary




Back to Report SummaryBack to Signal Summary




Back to Report SummaryBack to Signal Summary






Back to Report SummaryBack to Signal Summary





Back to Report SummaryBack to Signal Summary






Back to Report SummaryBack to Signal Summary

Name

✓ Test Sequence/step\_25:verify(Month==12)



# Back to Report SummaryBack to Signal Summary

# **Simulation**

# **System Under Test Information**

Model: Horloge\_interne\_v3

Harness: AM\_2

Harness Owner: Horloge\_interne\_v3/Horloge\_Interne/

MN\_from\_DN

Override SIL or PIL 0

Mode:

Configuration Set: Configuration1

Start Time: 0 Stop Time: 10

Checksum: 3257757266 13761782 2089818698 3011459932

Simulink Version: 10.7 Model Version: 1.15 Model Author: Khalid-B

Date: Mon Aug 12 14:34:45 2024

User ID: Khalid-B

Model Path: C:\Users\Khalid-

B\Desktop\matlab\Alten\newnew\Horloge\_intern

e\_v3\Horloge\_interne\_v3.slx

Machine Name: KHALID

Solver Name: VariableStepDiscrete

Solver Type: Variable-Step

Platform: PCWIN64

Test Logs:

No baseline criteria evaluation performed as no baseline data is available for this test.

**Back to Report Summary** 

# Horloge\_interne\_v3/Horloge\_Interne/ H\_var\_State1

#### **Test Result Information**

Result Type: Test Suite Result

Parent: Horloge interne v3
Start Time: 12-Aug-2024 17:21:37
End Time: 12-Aug-2024 17:21:39
Outcome: Total: 1, Passed: 1

#### **Test Suite Information**

Name: Horloge\_interne\_v3/Horloge\_Interne/

H\_var\_State1

**Back to Report Summary** 

## DN\_LDY\_V1

#### **Test Result Information**

Result Type: Test Case Result

Parent: Horloge interne\_v3/Horloge\_Interne/

H\_var\_State1

Start Time: 12-Aug-2024 17:21:37 End Time: 12-Aug-2024 17:21:39

Outcome: Passed


### **Test Case Information**

Name: DN\_LDY\_V1 Type: Baseline Test


### **Verify Result**


Name	Link to Plo t
Test Sequence/step_1:verify(Day_Num==213 && Last_Day_of_Year==365)	<u>Link</u>
Test Sequence/step_3:verify(Day_Num==214 && Last_Day_of_Year==366)	<u>Link</u>
Test Sequence/step_5:verify(Day_Num==1 && Last_Day_of_Year==365)	<u>Link</u>
Test Sequence/step_7:verify(Day_Num==32 && Last_Day_of_Year==366)	<u>Link</u>

Name
Test Sequence/step_1:verify(Day_Num==213 && Last_Day_of_Year==365)



Back to Report SummaryBack to Signal Summary





Back to Report SummaryBack to Signal Summary

# **Simulation**

# **System Under Test Information**

Model: Horloge\_interne\_v3

Harness: DN\_LDY\_V1

Harness Owner: Horloge\_interne\_v3/Horloge\_Interne/

H\_var\_State1

Override SIL or PIL 0

Mode:

Configuration Set: Configuration1

Start Time: 0 Stop Time: 10

Checksum: 2302935330 1379156285 364311402 378052790

Simulink Version: 10.7 Model Version: 1.15 Model Author: Khalid-B

Date: Mon Aug 12 14:34:46 2024

User ID: Khalid-B

Model Path: C:\Users\Khalid-

B\Desktop\matlab\Alten\newnew\Horloge\_intern

e\_v3\Horloge\_interne\_v3.slx

Machine Name: KHALID

Solver Name: VariableStepDiscrete

Solver Type: Variable-Step

Platform: PCWIN64

### Test Logs:

No baseline criteria evaluation performed as no baseline data is available for this test.

**Back to Report Summary**