EASy68K Quick Reference v2.1 www.easy68k.com

Copyright © 2004-2009 By: Chuck Kelly

		BK Qui								www.easy68k.com						Сорупд	ht © 2004-2009 By: Chuck Kelly
Opcode		Operand	CCR	I	Effe	ctive	Addres	S=2 <b>22</b>	ource,	d=destina				placemen		Operation	Description
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
ABCD	В	Dy,Dx	*U*U*	е	-	-	-	-	-	1	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	BCD destination + BCD source + eXtend
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	Z cleared if result not 0 unchanged otherwise
ADD <sup>4</sup>	BWL	s,Dn	****	9	S	S	S	S	S	S	S	S	S	S	_	$s + Dn \rightarrow Dn$	Add binary (ADDI or ADDQ is used when source is
		Dn,d		9	d <sup>4</sup>	d	d	d	d	d	d	d	-	-	-	Dn + d → d	#n. Prevent ADDQ with #n.L)
ADDA 4	WL	s,An		S	е	S	S	S	S	S	S	S	S	S		s + An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL	#n,d	****	ď	-	ď	d	d	d	ď	d	d	-	-		#n + d → d	Add immediate to destination
ADDQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-		#n + d → d	Add quick immediate (#n range: 1 to 8)
ADDX	BWL	Dy,Dx	****	В	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
AND <sup>4</sup>	BWL	-(Ay),-(Ax) s,Dn	-**00	-	-	-	-	B -	-	-	-	-	-	-	s <sup>4</sup>	$ \begin{array}{c} -(Ay) + -(Ax) + X \rightarrow -(Ax) \\ s \text{ AND Dn} \rightarrow \text{Dn} \end{array} $	Logical AND source to destination
AND	DWL	Dn,d	00	e e	_	s s	s d	g S	s s	s d	g S	s d	S	2 -	S	Dn AND d → d	(ANDI is used when source is #n)
ANDI <sup>4</sup>	BWL	#n,d	-**00		-	d	d	d	ď	ď	q	ď	-	-	S		Logical AND immediate to destination
ANDI <sup>4</sup>	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	_	-		#n AND CCR → CCR	Logical AND immediate to CCR
ANDI <sup>4</sup>	W	#n,SR	=====	-	-	-	-	-	_	-	-	-	-	-			Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	е	-	-	-	-	_	-	-	-	-	-	-	X <b>∢</b> ¬	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		ď	-	-	-	-	-	-	-	-	-	-	S		Arithmetic shift Dy #n bits L/R (#n: 1 to 8)
	W	ď		-	-	d	d	d	d	d	d	d	-	-	-	X	Arithmetic shift ds 1 bit left/right (.W only)
Bcc	BW <sup>3</sup>	address <sup>2</sup>		-	-	-	<u> </u>	_	_	-	-	-	_	-	-	if cc true then	Branch conditionally (cc table on back)
000		0001000														address → PC	(8 or 16-bit ± offset to address)
BCHG	ВL	Dn.d	*	e¹	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then invert
		#n,d		ď	-	ď	ď	ď	ď	ď	ď	ď	-	-		NOT(bit n of d)→ bit n of d	the bit in d
BCLR	ВL	Dn,d	*	e¹	-	d	d	d	d	Ь	d	d	-	-	-	NOT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then clear
		#n,d		$d^1$	-	d	d	d	d	d	d	d	-	-	S	□ $\rightarrow$ bit number of d	the bit in d
BFCHG	5	d{a:w}	-**00	d	-	d	-	-	d	Ь	d	d	-	-	-	NOT bit field of d	Complement the bit field at destination
BFCLR	5	d{a:w}	-**00		-	d	-	-	d	d	d	d	-	-	1	D → bit field of d	Clear the bit field at destination
BFEXTS	5	s{o:w},Dn	-**00	d	-	S	-	-	S	S	S	S	S	S	-	bit field of s extend 32 $\rightarrow$ Dn	Dn = bit field of s sign extended to 32 bits
BFEXTU	5	s{a:w},Dn	-**00	d	-	S	-	-	S	S	S	S	S	S	-	bit field of s unsigned $\rightarrow$ Dn	Dn = bit field of s zero extended to 32 bits
BFFFO	5	s{a:w},Dn	-**00	•	-	S	-	-	S	S	S	S	S	S	-	bit number of 1st 1 → Dn	Dn = bit position of 1st 1 or offset + width
BFINS	5	Dn,s{o:w}	-**00		-	d	-	-	d	d	d	d	-	-	-	low bits Dn → bit field at d	Insert low bits of Dn to bit field at d
BFSET	5	d{a:w}	-**00		-	d	-	-	d	d	d	d	-	-	-	1 → bit field of d	Set all bits in bit field of destination
BFTST	a?	d{a:w}	-**00	d	-	d	-	-	d	d	d	d	d	d	-	set CCR with bit field of d	N = high bit of bit field, Z set if all bits O
BRA	BW3	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr)
BSET	B L	Dn,d	*	e <sup>1</sup>	-	d	ď	ď	ď	ď	ď	ď	-	-	-	NOT( bit n of d ) $\rightarrow$ Z	Set Z with state of specified bit in d then
nen	BW <sup>3</sup>	#n,d address <sup>2</sup>		ď	-		d	_ d	d	<u>d</u>	d	d	-	-	-	1 → bit n of d	set the bit in d
BSR BTST	B L	Dn,d	*_	e <sup>l</sup>	-	d	-	d d	ď	d	d	-		- d	-	$PC \rightarrow -(SP)$ ; address $\rightarrow PC$ NOT( bit On of d ) $\rightarrow Z$	Branch to subroutine (8 or 16-bit ± offset)
p191	B L	#n,d	^_	d <sup>1</sup>	-	d	d	d	d	d	d	d	d	d		NOT(bit #n of d) $\rightarrow$ Z	Set Z with state of specified bit in d Leave the bit in d unchanged
CHK	W	s,Dn	-*UUU	e	-	S	S	S	S	S	S	S	S	S		if Dn<0 or Dn>s then TRAP	Compare On with 0 and upper bound (s)
CLR	BWL	d d	-0100	d	-	q	d	q	d d	q	q	d	-	-	-		Clear destination to zero
CMP <sup>4</sup>		s,Dn	_***	e	s <sup>4</sup>	S	S	S	S	S	S	S	S	S	s <sup>4</sup>		Compare On to source
CMPA <sup>4</sup>	WL	s,An	_***	S	е	S	S	S	S	S	S	S	S	S		set CCR with An - s	Compare An to source
CMPI 4		#n.d	_***		-	ď	Ч	Ч	Ч	Ч	Ч.	ď	-	-		set CCR with d - #n	Compare destination to #n
CMPM <sup>4</sup>	BWL	(Ay)+,(Ax)+	_***	-	-	-	Е	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 → Dn	Test condition, decrement and branch
																if Dn $\Leftrightarrow$ -1 then addr $\rightarrow$ PC }	(16-bit ± offset to address)
SVID	W	s,Dn	-***0	е	-	S	S	S	S	S	S	S	S	S	S	±32bit Dn / ±16bit s → ±Dn	Dn= ( 16-bit remainder, 16-bit quotient )
DIVU	W	s,Dn	-***0	е	-	S	S	S	S	S	S	S	S	2		32bit Dn / 16bit s → Dn	Dn= ( 16-bit remainder, 16-bit quotient )
EOR <sup>4</sup>	BWL	Dn,d	-**00	е	-	d	d	d	d	Ь	d	d	•	-		On XOR $d \rightarrow d$	Logical exclusive OR On to destination
EORI <sup>4</sup>	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-		#n XOR d $\rightarrow$ d	Logical exclusive OR #n to destination
EORI <sup>4</sup>	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-			Logical exclusive OR #n to CCR
EORI <sup>4</sup>	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XOR SR → SR	Logical exclusive OR #n to SR (Privileged)
EXG	L	Rx,Ry		е	е	-	-	-	-	-	-	-	-	-	-	register ←→ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	$Dn.B \rightarrow Dn.W \mid Dn.W \rightarrow Dn.L$	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
JMP		d		-	-	ď	-	-	d	d	d	d	d	ď	-	^d → PC	Jump to effective address of destination
JSR		d		-	-	d	-	-	d	d	d	d	d	d	-	PC → -(SP); ↑d → PC	push PC, jump to subroutine at address d
LEA	L	s,An		-	В	2	-	-	S	S	S	S	S	S	-	$\uparrow_s \rightarrow An$	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
1.01	DWI	n n	***0*													SP + #n → SP	(negative n to allocate space)
LSL	RMT	Dx,Dy	***0*	8	-	-	-	-	-	-	-	-	-	-	-	X T	Logical shift Dy, Dx bits left/right
LSR	W	#n,Dy d		d	-	- d	d	d d	d	d	- d	d d	-	-	2	□ → C	Logical shift Dy, #n bits L/R (#n: 1 to 8) Logical shift d 1 bit left/right (.W only)
MOVE 4			-**00	Ė	_4									-			
MOVE 4	BWL	s,d		Ť	s <sup>4</sup>	В	8	B -	В .	В	В .	9	S	S			Move data from source to destination
MOVE	W	s,CCR		S	-	S	S	S	S	S	S	S	S	S	S	$s \rightarrow CCR$	Move source to Condition Code Register
MOVE	W	92,z h,92		۰	<u> </u>	2	S	S	2	2	S	S	S	S	S	$92 \leftarrow 2$	Move source to Status Register (Privileged)
MOVE			XNZVC	d Dn	Α	(V=)	(An)+	d -(An)	(; \n_)	d (i,An,Rn)	d aha W	d aba l	- (; ПР\	(i,PC,Rn)	- #n	b ← NZ	Move Status Register to destination
	BWL	b,z	VM7 AC	חח	АΠ	(AII)	(AΠ)+	-(AN)	(I,AП <i>)</i>	(INI,ITA,I)	ads.W	ads.t	(I, LL)	(1,46,171)	#П		

Opcode		Operand	CCR							d=destina						Operation	Description
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n	-	
1DVE	L	USP,An		-	d	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privileged)
	_	An,USP		-	S	-	-	-	-	-	-	-	-	-	-	An → USP	Move An to User Stack Pointer (Privileged)
10VEA <sup>4</sup>	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
10VEM <sup>4</sup>		Rn-Rn,d		-	-	d	-	d	d	Ь	d	d	-	-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		-	-	S	S	-	S	S	S	S	S	S	-	s → Registers	(.W source is sign-extended to .L for Rn)
10VEP		Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	S	-	-	-	-	-	-	$(i,An) \rightarrow Dn(i+2,An)(i+4,A.$	(Access only even or odd addresses)
10VEQ⁴	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
NULS		s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
<b>UULU</b>		s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S		16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
IBCD		d	*U*U*	d	-	d	d	d	d	d	ď	ď	-	-	-	□ - d <sub>IN</sub> - X → d	Negate BCD with eXtend, BCD result
	_	d	****	4	-	d	ď	d	d	d	d	d	-	-	-	□ - d → d	Negate destination (2's complement)
		d	****	Ч	-	ď	d	d	ď	d	Ч	d	-	-	-	D - d - X → d	Negate destination with eXtend
IOP	51112	<u>u</u>		-	-	-	-	-	-	-	-	-	-	_	-	None	No operation occurs
	BWL	d	-**00	Ь	-	d	Ч	d	Ь	d	Ь	Ь	_	_	-	NOT( d ) → d	Logical NOT destination (I's complement)
		s,Dn	-**00	e	-	S	S	S	S	S	S	S	S	S	s <sup>4</sup>	s OR On → On	Logical OR
111		Dn,d	0.0	6	_	ď	ď	ď	ď	ď	ď	ď	-	-	-	Dn OR d → d	(ORI is used when source is #n)
IRI <sup>4</sup>		#n,d	-**00	d	-	d	d	ď	ď	ď	ď	ď	_	_	S	#n OR d → d	Logical OR #n to destination
IRI <sup>4</sup>		#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	_		#n OR CCR → CCR	Logical OR #n to CCR
IRI <sup>4</sup>		#n,SR	=====	_	_	_	-	-	-	_	_	-	-	-		#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA		S				S	_	_	S	S	S	S	S	S	-	$\uparrow_{S} \rightarrow -(SP)$	Push effective address of s onto stack
RESET		3		_		-	_	_	-	-	-	-	-	-		Assert RESET Line	Issue a hardware RESET (Privileged)
10L	BWL	Dx,Dy	-**0*	е		-		-	-	-	-	_	-	-	_	WZZELI INTOTA TIIIG	Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy	U	ď						_		_	_	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
\UI\		#11,0y		u -		d	d	d	d	d	d	d	_		-		Rotate d 1-bit left/right (.W only)
201//							u					u					= :
SOXF		Dx,Dy	***0*	8	-	-	-	-	-	-	-	-	-	-	-	X X X X X X X X X X X X X X X X X X X	Rotate Dy, Dx bits L/R, X used then updated
ROXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X - C	Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	1	d	d	d	d	d	d	d	-	-	-		Rotate destination I-bit left/right (.W only)
RTE				-	ı	1	-	-	1	-	1	1	1	-	-	$39 \leftarrow +(92); 92 \leftarrow +(92)$	Return from exception (Privileged)
RTR				-	ı	1	-	-	1	-	1	1	1	-	-	$99 \leftarrow +(92), 999 \leftarrow +(92)$	Return from subroutine and restore CCR
ZTS				•	ı	ı	-	1		-	•	1	1	-	-	29 ← +(92)	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	BCD destination – BCD source – eXtend
		-(Ay),-(Ax)		-	1	-	-	е	-	-	-	-	-	-	-	$-(Ax)_{10}$ - $-(Ay)_{10}$ - $X \rightarrow -(Ax)_{10}$	Z cleared if result not 0 unchanged otherwise
Scc	В	d		Д	1	Д	d	Д	d	d	d	d	-	-	-	If cc is true then I's $\rightarrow$ d	If cc true then d.B = 11111111
																else O's $\rightarrow$ d	else d.B = 00000000
STOP		#n	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB <sup>4</sup>		s,Dn	****	е	S	S	S	S	S	S	S	S	S	S		Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
		Dn,d		е	$d^4$	ď	d	d	ď	ď	ď	ď	-	-	-	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA <sup>4</sup>	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	An - s → An	Subtract address (.W sign-extended to .L)
SUBI <sup>4</sup>		#n,d	****	d	-	d	ď	ď	d	ď	d	ď	-	-	S	d - #n → d	Subtract immediate from destination
		#n,d	****	d	d	d	d	d	d	d	d	d	-	-			Subtract quick immediate (#n range: 1 to 8)
	BWL		****	е	-	-	-	-	-	-	-	-	-	-	-	$Dx - Dy - X \rightarrow Dx$	Subtract source and eXtend bit from destination
	52	-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	
SWAP	W	Dn Company	-**00	d	-	-	-	-	-	-	-	-	-	-	-	bits[31:16] $\leftarrow \rightarrow$ bits[15:0]	Exchange the 16-bit halves of Dn
AS		d	-**00	ď	-	d	d	d	Ь	d	d	d	-	-	-	test d→CCR; 1 → bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	_	S	$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
															"	(vector table entry) $\rightarrow$ PC	(#n range: 0 to 15)
RAPV				-	Ι-	_	l -	_	_	_	-	_	-	-	<del> </del>	If V then TRAP #7	If overflow, execute an Overflow TRAP
	BWL	Ч	-**00	d	-	d	d	d	d	d	d	d	-	_	<del> </del>	test d → CCR	N and Z set to reflect destination
NLK		An		u	ď	- u	-	u -	u -	- u	u -	u -		_	Ė	$An \rightarrow SP; (SP)+ \rightarrow An$	Remove local workspace from stack
IIILIN	BWL		XNZVC	Πn		(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	ahe W	ahe I	(;	(i,PC,Rn)	#n	All Zul, (ul): 7 All	Vernove incol wai vehace traili erack
	LIVVL	s,d	771471 A C	ווט	AII	(AII)	(HII)*	-(HII)	(IIAII)	(1,411,1\11)	aus.11	ang.r	(1,1 1)	(11/1, 11/11)	πII		

Co	ndition Tests (+ (	OR, !NOT, (	e XO	R; " Unsigned, " Alter	rnate cc )
CC	Condition	Test	CC	Condition	Test
T	true	1	VC	overflow clear	!V
F	false	0	٨Z	overflow set	٧
ΗI"	higher than	!(C + Z)	PL	plus	!N
rz.	lower or same	C + Z	MI	minus	N
HS", CC°	higher or same	!C	GE	greater or equal	!(N ⊕ V)
LO", CSª	lower than	C	LT	less than	$(N \oplus V)$
NE	not equal	<b>!</b> Z	GT	greater than	$![(N \oplus V) + Z]$
ΕQ	egual	7	LE	less or equal	$(N \oplus V) + Z$

- **Dn** Data register (8/16/32-bit, n=0-7) **d** Destination Rn any data or address register
- **BCD** Binary Coded Decimal
- PC Program Counter (24-bit)
- #n Immediate data
- SP Active Stack Pointer (same as A7) <sup>1</sup>Long only; all others are byte only
- - e Either source or destination
  - i Displacement ↑ Effective address
  - {a:w} offset:width of bit field
  - SSP Supervisor Stack Pointer (32-bit)
  - <sup>2</sup> Assembler calculates offset
- SR Status Register (16-bit) CCR Condition Code Register (lower 8-bits of SR)
- ${f N}$  negative,  ${f Z}$  zero,  ${f V}$  overflow,  ${f C}$  carry,  ${f X}$  extend
- \* set by operation's result, ≡ set directly - not affected, O cleared, 1 set, U undefined
- USP User Stack Pointer (32-bit) Distributed under GNU general public use license

 $^3$  Branch sizes: **.B** or **.S** -128 to +127 bytes, **.W** or **.L** -32768 to +32767 bytes  $^4$  Assembler automatically uses A, I,  $\Omega$  or M form if possible. Use #n.L to prevent  $\Omega$ uick optimization

<sup>5</sup> Bit field determines size. Not supported by 68000. EASy68K hybrid form of 68020 instruction monly Used Simulator Inout/Outout Tasks TRAP #15 is used to run simulator tasks. Place the task number in register DD. See Helo for a complete description of available tasks. (cstring is null terminated)

		$oldsymbol{a}$ TIVAL $\pi$ TO 13 G35G to Full Sillington to 883. Figure the ti	ווו אנינ	annoci in register da. dec neip far a campiete de:	3611	otion of available tasks. (Estring is non-terminated)
	Display n characters of string at (A1), n=D1.W	1 Display n characters of string at (A1), n=D1.W	2	Read characters from keyboard. Store at (A1).	3	Display D1.L as signed decimal number
	(stops on NULL or max 255) with CR,LF	(stops on NULL or max 255) without CR,LF		Null terminated. DI.W = length (max 80)		
4	Read number from keyboard into D1.L	5 Read single character from keyboard in D1.B	6	Display D1.B as ASCII character	7	Set DI.B to 1 if keyboard input pending else set to D
2	time in 1/100 second since midnight →D1.L	9 Terminate the program. (Halts the simulator)	10	Print cstring at (AI) on default printer.	11	Position cursor at row,col D1.W=ccrr, \$FF00 clears
1	3 Display estring at (AI) with CR,LF	14 Display estring at (AI) without CR,LF	15	Display unsigned number in D1.L in D2.B base	17	Display cstring at (AI) , then display number in D1.L
1	B Display cstring at (AI), read number into D1.L	19 Return state of keys or scan code. See help	20	Display ± number in D1.L, field D2.B columns wide	21	Set font properties. See help for details

ADD Add (M68000 Family)

**Operation:** Source + Destination → Destination

Assembler ADD < ea > ,Dn Syntax: ADD Dn, < ea >

**Attributes:** Size = (Byte, Word, Long)

**Description:** Adds the source operand to the destination operand using binary addition and stores the result in the destination location. The size of the operation may be specified as byte, word, or long. The mode of the instruction indicates which operand is the source and which is the destination, as well as the operand size.

#### **Condition Codes:**

X	N	Z	V	С
*	*	*	*	*

X — Set the same as the carry bit.

N — Set if the result is negative; cleared otherwise.

Z — Set if the result is zero; cleared otherwise.

V — Set if an overflow is generated; cleared otherwise.

C — Set if a carry is generated; cleared otherwise.

#### **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	1		DECISTE	D	l ,	OPMODE			EFFECTIVE ADDRESS					
'	'	"	'		CLGISTE	T.	'		_		MODE		R	EGISTE	R	

### **ADD**

## Add (M68000 Family)

### **ADD**

#### **Instruction Fields:**

Register field—Specifies any of the eight data registers.

Opmode field

Byte	Word	Long	Operation
000	001	010	$<$ ea $>$ + Dn $\rightarrow$ Dn
100	101	110	$Dn + < ea > \rightarrow < ea >$

Effective Address field—Determines addressing mode.

a. If the location specified is a source operand, all addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An*	001	reg. number:An
(An)	010	reg. number:An
(An) +	011	reg. number:An
- (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx).W	111	000
(xxx).L	111	001
# <data></data>	111	100
(d <sub>16</sub> ,PC)	111	010
(d <sub>8</sub> ,PC,Xn)	111	011

(bd,An,Xn)**	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)†	111	011
([bd,PC,Xn],od)	111	011
([bd,PC],Xn,od)	111	011

<sup>\*</sup>Word and long only

<sup>\*\*</sup>Can be used with CPU32.

### **ADD**

#### Add (M68000 Family)

**ADD** 

b. If the location specified is a destination operand, only memory alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	_	_
An	_	_
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx).W	111	000
(xxx).L	111	001
# <data></data>	_	_
(d <sub>16</sub> ,PC)	_	_
(d <sub>8</sub> ,PC,Xn)	_	_

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	_	_
([bd,PC,Xn],od)	_	_
([bd,PC],Xn,od)	_	_

#### **NOTE**

The Dn mode is used when the destination is a data register; the destination < ea > mode is invalid for a data register.

ADDA is used when the destination is an address register. ADDI and ADDQ are used when the source is immediate data. Most assemblers automatically make this distinction.

<sup>\*</sup>Can be used with CPU32

**AND** 

# AND Logical (M68000 Family)

**AND** 

**Operation:** Source L Destination  $\rightarrow$  Destination

**Assembler** AND < ea > ,Dn **Syntax:** AND Dn, < ea >

**Attributes:** Size = (Byte, Word, Long)

**Description:** Performs an AND operation of the source operand with the destination operand and stores the result in the destination location. The size of the operation can be specified as byte, word, or long. The contents of an address register may not be used as an operand.

#### **Condition Codes:**

X	Ν	Z	V	С
_	*	*	0	0

X — Not affected.

N — Set if the most significant bit of the result is set; cleared otherwise.

Z — Set if the result is zero; cleared otherwise.

V — Always cleared.

C — Always cleared.

#### **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0		REGISTER	STED		OPMODE			EFI	ECTIVE	ADDRE	ESS	
'	'	"	"	'	KLGISTLI	`	`	JE WOD	<u>L</u>		MODE		R	REGISTE	:R

#### **Instruction Fields:**

Register field—Specifies any of the eight data registers.

#### Opmode field

Operation	Long	Word	Byte
$<$ ea $>$ $\Lambda$ Dn $\rightarrow$ Dn	010	001	000
Dn $\Lambda$ < ea > $\rightarrow$ < ea >	110	101	100

**AND** 

# AND Logical (M68000 Family)

**AND** 

Effective Address field—Determines addressing mode.

a. If the location specified is a source operand, only data addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	_	_
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx).W	111	000
(xxx).L	111	001
# <data></data>	111	100
(d <sub>16</sub> ,PC)	111	010
(d <sub>8</sub> ,PC,Xn)	111	011

(bd,An,Xn*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	111	011
([bd,PC,Xn],od)	111	011
([bd,PC],Xn,od)	111	011

<sup>\*</sup>Can be used with CPU32.

### **AND**

# AND Logical (M68000 Family)

### **AND**

b. If the location specified is a destination operand, only memory alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	_	_
An	_	_
(An)	010	reg. number:An
(An) +	011	reg. number:An
- (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx).W	111	000
(xxx).L	111	001
# <data></data>	_	_
(d <sub>16</sub> ,PC)	_	_
(d <sub>8</sub> ,PC,Xn)	_	_

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	_	_
([bd,PC,Xn],od)	_	_
([bd,PC],Xn,od)	_	_

#### **NOTE**

The Dn mode is used when the destination is a data register; the destination < ea > mode is invalid for a data register.

Most assemblers use ANDI when the source is immediate data.

<sup>\*</sup>Can be used with CPU32.

Bcc

## Branch Conditionally (M68000 Family)

Bcc

**Operation:** If Condition True

Then PC +  $d_n \rightarrow PC$ 

**Assembler** 

Syntax: Bcc < label >

**Attributes:** Size = (Byte, Word, Long\*)

\*(MC68020, MC68030, and MC68040 only)

Description: If the specified condition is true, program execution continues at location (PC) + displacement. The program counter contains the address of the instruction word for the Bcc instruction plus two. The displacement is a twos-complement integer that represents the relative distance in bytes from the current program counter to the destination program counter. If the 8-bit displacement field in the instruction word is zero, a 16-bit displacement (the word immediately following the instruction) is used. If the 8-bit displacement field in the instruction word is all ones (\$FF), the 32-bit displacement (long word immediately following the instruction) is used. Condition code cc specifies one of the following conditional tests (refer to Table 3-19 for more information on these conditional tests):

Condition
Carry Clear
Carry Set
Equal
Greater or Equal
Greater Than
High
Less or Equal

Mnemonic	Condition
LS	Low or Same
LT	Less Than
MI	Minus
NE	Not Equal
PL	Plus
VC	Overflow Clear
VS	Overflow Set

#### **Condition Codes:**

Not affected.

Bcc

## Branch Conditionally (M68000 Family)

Bcc

#### **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0		CONDITION				8-BIT DISPLACEMENT						
	16-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$00														
	32-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$FF														

#### **Instruction Fields:**

Condition field—The binary code for one of the conditions listed in the table.

- 8-Bit Displacement field—Twos complement integer specifying the number of bytes between the branch instruction and the next instruction to be executed if the condition is met.
- 16-Bit Displacement field—Used for the displacement when the 8-bit displacement field contains \$00.
- 32-Bit Displacement field—Used for the displacement when the 8-bit displacement field contains \$FF.

#### **NOTE**

A branch to the immediately following instruction automatically uses the 16-bit displacement format because the 8-bit displacement field contains \$00 (zero offset).

**CMP** 

# Compare (M68000 Family)

**CMP** 

**Operation:** Destination – Source  $\rightarrow$  cc

**Assembler** 

**Syntax:** CMP < ea > , Dn

**Attributes:** Size = (Byte, Word, Long)

**Description:** Subtracts the source operand from the destination data register and sets the condition codes according to the result; the data register is not changed. The size of the operation can be byte, word, or long.

#### **Condition Codes:**

X	Ν	Z	V	С
_	*	*	*	*

X — Not affected.

N — Set if the result is negative; cleared otherwise.

Z — Set if the result is zero; cleared otherwise.

V — Set if an overflow occurs; cleared otherwise.

C — Set if a borrow occurs; cleared otherwise.

#### **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	0	1	4	ь	REGISTER	)		ODMODE		ODMODE	EFFECTIVE ADDRESS					
ı	U	!	'	, r	CEGIOTER	`		OPMODE	=		MODE		R	EGISTE	R	

#### **Instruction Fields:**

Register field—Specifies the destination data register.

#### Opmode field

Byte	Word	Long	Operation
000	001	010	Dn - < ea >

**CMP** 

## Compare (M68000 Family)

**CMP** 

Effective Address field—Specifies the source operand. All addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An*	001	reg. number:An
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx).W	111	000
(xxx).L	111	001
# <data></data>	111	100
(d <sub>16</sub> ,PC)	111	010
(d <sub>8</sub> ,PC,Xn)	111	011

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)†	111	011
([bd,PC,Xn],od)	111	011
([bd,PC],Xn,od)	111	011

#### **NOTE**

CMPA is used when the destination is an address register. CMPI is used when the source is immediate data. CMPM is used for memory-to-memory compares. Most assemblers automatically make the distinction.

<sup>\*</sup>Word and Long only.

<sup>\*\*</sup>Can be used with CPU32.

**JSR** 

# Jump to Subroutine (M68000 Family)

**JSR** 

**Operation:** SP – 4  $\rightarrow$  Sp; PC  $\rightarrow$  (SP); Destination Address  $\rightarrow$  PC

**Assembler** 

Syntax: JSR < ea >

Attributes: Unsized

**Description:** Pushes the long-word address of the instruction immediately following the JSR instruction onto the system stack. Program execution then continues at the address specified in the instruction.

#### **Condition Codes:**

Not affected.

#### **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	_	1	1	1	_	1	_	EFFECTIV		ECTIVE	ADDRE	SS	
U	'	"	"	'	'	'	"	'	"		MODE		R	EGISTE	R

#### Instruction Field:

Effective Address field—Specifies the address of the next instruction. Only control addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	_	_
An	_	_
(An)	010	reg. number:An
(An) +	_	_
- (An)	_	_
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx).W	111	000
(xxx).L	111	001
# <data></data>	_	_
(d <sub>16</sub> ,PC)	111	010
(d <sub>8</sub> ,PC,Xn)	111	011

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	111	011
([bd,PC,Xn],od)	111	011
([bd,PC],Xn,od)	111	011

<sup>\*</sup>Can be used with CPU32.

**LEA** 

# Load Effective Address (M68000 Family)

LEA

**Operation:**  $\langle ea \rangle \rightarrow An$ 

**Assembler** 

**Syntax:** LEA < ea > ,An

**Attributes:** Size = (Long)

**Description:** Loads the effective address into the specified address register. All 32 bits of the address register are affected by this instruction.

#### **Condition Codes:**

Not affected.

#### **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0			ECICTED	CICTED	1			EFFECTIVE ADDRESS					
0	'	0	"		KEGISTER	SISTER		'	'		MODE		R	EGISTE	:R

#### **Instruction Fields:**

Register field—Specifies the address register to be updated with the effective address.

Effective Address field—Specifies the address to be loaded into the address register.

Only control addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	_	_
An	_	_
(An)	010	reg. number:An
(An) +	_	_
- (An)	_	_
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx).W	111	000
(xxx).L	111	001
# <data></data>	_	_
(d <sub>16</sub> ,PC)	111	010
(d <sub>8</sub> ,PC,Xn)	111	011

(bd,An,Xn)	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	111	011
([bd,PC,Xn],od)	111	011
([bd,PC],Xn,od)	111	011

<sup>\*</sup>Can be used with CPU32.

MOVE Move Data from Source to Destination (M68000 Family)

MOVE

**Operation:** Source → Destination

**Assembler** 

**Syntax:** MOVE < ea > , < ea >

**Attributes:** Size = (Byte, Word, Long)

**Description:** Moves the data at the source to the destination location and sets the condition codes according to the data. The size of the operation may be specified as byte, word, or long. Condition Codes:

X	N	Z	V	С
_	*	*	0	0

X — Not affected.

 ${\sf N}$  — Set if the result is negative; cleared otherwise.

Z — Set if the result is zero; cleared otherwise.

V — Always cleared.

C — Always cleared.

#### **Instruction Format:**

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0		CI.	Q17E		DESTINATION						SOURCE				
		"	SIZE	<u> </u>	F	REGISTE	R		MODE			MODE		F	REGISTE	R

#### **Instruction Fields:**

Size field—Specifies the size of the operand to be moved.

01 — Byte operation

11 — Word operation

10 — Long operation

### **MOVE**

# Move Data from Source to Destination (M68000 Family)

**MOVE** 

Destination Effective Address field—Specifies the destination location. Only data alterable addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	_	_
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx).W	111	000
(xxx).L	111	001
# <data></data>	_	_
(d <sub>16</sub> ,PC)	_	_
(d <sub>8</sub> ,PC,Xn)	_	_

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	_	_
([bd,PC,Xn],od)	_	_
([bd,PC],Xn,od)	_	_

<sup>\*</sup>Can be used with CPU32.

### **MOVE**

### Move Data from Source to Destination (M68000 Family)

**MOVE** 

Source Effective Address field—Specifies the source operand. All addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	001	reg. number:An
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx).W	111	000
(xxx).L	111	001
# <data></data>	111	100
(d <sub>16</sub> ,PC)	111	010
(d <sub>8</sub> ,PC,Xn)	111	011

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)**	111	011
([bd,PC,Xn],od)	111	011
([bd,PC],Xn,od)	111	011

<sup>\*</sup>For byte size operation, address register direct is not allowed.

#### **NOTE**

Most assemblers use MOVEA when the destination is an address register.

MOVEQ can be used to move an immediate 8-bit value to a data register.

<sup>\*\*</sup>Can be used with CPU32.

### **MOVEA**

### Move Address (M68000 Family)

### **MOVEA**

**Operation:** Source → Destination

**Assembler** 

**Syntax:** MOVEA < ea > ,An

**Attributes:** Size = (Word, Long)

**Description:** Moves the contents of the source to the destination address register. The size of the operation is specified as word or long. Word-size source operands are sign-extended to 32-bit quantities.

#### **Condition Codes:**

Not affected.

#### **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	_	CI.	SIZE	DESTINATION		0	0 0				1			SOU	RCE		
U	U	312	<u> </u>	R	EGISTE	R	"	U			MODE		R	EGISTE	R		

#### **Instruction Fields:**

Size field—Specifies the size of the operand to be moved.

- 11 Word operation; the source operand is sign-extended to a long operand and all 32 bits are loaded into the address register.
- 10 Long operation.

Destination Register field—Specifies the destination address register.

### **MOVEA**

## Move Address (M68000 Family)

### **MOVEA**

Effective Address field—Specifies the location of the source operand. All addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	001	reg. number:An
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Register
(xxx).W	111	000
(xxx).L	111	001
# <data></data>	111	100
(d <sub>16</sub> ,PC)	111	010
(d <sub>8</sub> ,PC,Xn)	111	011


#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	111	011
([bd,PC,Xn],od)	111	011
([bd,PC],Xn,od)	111	011

**MOTOROLA** 

<sup>\*</sup>Can be used with CPU32.



M68000 Family User Programming Model

Steps to convert a real number to IEEE **Double Precision** floating-point representation

- 1. Convert decimal to binary
- 2. Normalize: moving the point left or right
- 3. Add **1023** to the exponent
- 4. Mantissa is the one **after the floating point** in the normalized form
  - If the mantissa part is less than 52 bits, add zeros at the end
- 5. Put the corresponding numbers into each field

Sign (1)	Exponent (8)	Mantissa(23)

Example:  $-3.8125_{10} = -11.1101_2$  (note that the integer part is **not** 2's complement)

= -1.11101\*2<sup>1</sup> (normalize: scientific notation)

**Sign** bit = 1, because this is a negative number

**Exponent** bits = 1 + 127 (biased) =  $128 = 10000000_2$ 

Mantissa bits: 111 0100 0000 0000 0000 0000

Therefore, the real number in floating-point representation is: