

» Kontron User's Guide «



ETXexpress®-AI Computer-on-Module (COM)

Version 1.2

» Table of Contents «

1	User Information 1
1.1	About This Document
1.2	Copyright Notice
1.3	Trademarks
1.4	Standards
1.5	Warranty
1.6	Technical Support
2	Introduction 3
2.1	The ETXexpress®-AI COM3
2.2	Naming Clarifications
2.3	Understanding the COM Functionality4
2.4	COM Express™ Documentation
2.5	COM Express™ COM Benefits5
3	Specifications 7
3.1	Functional Specification
3.2	Functional Block Diagram
3.3	Mechanical Specifications
3.4	Electrical Specifications
	1 Supply Voltage
3.4.	2 Supply Current (Windows XP SP3)
3.5	Environmental Specifications
3.6	MTBF
4	COM Connectors
4.1	COM Express $^{\text{\tiny{TM}}}$ Type 2 Pin-Outs
4.2	COM Express™ Type 6 Pin-Outs
4.3	Onboard Connectors53

4.3.1 Cor	nnector J4 - CPLD Debug53
4.3.2 Cor	nnector J3 - SODIMM DDR353
4.3.3 Cor	nnectors J5 and J6- BIOS Debugging Connectors53
4.3.4 Cor	nnector J2 - Fan54
4.4 Sig	gnal Descriptions54
4.4.1 PCI	Express Interface
4.4.2 USE	3 Interface
4.4.3 SAT	TA Interface
4.4.4 Auc	dio Interface56
4.4.5 Ser	rial IRQ 56
4.4.6 Gra	aphics Interface56
4.4.7 Eth	nernet Interface57
	Bus Interface
	Bus Interface 58
	Power Control Interface 61
4.4.11	Miscellaneous Circuits 62
5 Spe	ecial Features 64
5.1 Нур	per-Threading64
5.2 Enh	nanced Speedstep Technology
5.3 Wat	cchdog
5.4 Ger	neral Purpose Input and Output (GPIO)
5.5 Fas	st I ² C
5.6 ACE	PI Suspend Modes and Resume Events
6 Des	sign Consideration 67
6.1 The	ermal Management
6.2 Onk	poard Fan Connector 67
7 Sys	stem Resources69
7.1 Int	terrupt Request (IRQ) Lines69
7.2 Men	nory Area
7.3 I/0	Address Map71
7 / Dar	ripheral Component Interconnect (PCI) Devices 73

8 BIOS Operation 75	
8.1 Determining the BIOS Version	
8.2 Setup Guide	
8.2.1 Invoking the AMI® Aptio BIOS Setup Utility	
8.3 BIOS Setup	
8.3.1 Main Menu	
8.3.2 Advanced Menu	
8.3.3 Chipset	
8.3.4 Boot	
8.3.5 Security	
8.3.6 Save and Exit Setup	
8.4 vPro Functionality	
9 Appendix A: JIDA Standard	
9.1 JIDA Information	
10 Appendix B: Architecture Information 120	
10.1 Buses	
10.1.1	120
10.1.2	120
10.2 General PC Architecture	
10.3 Ports	
10.3.1	121
10.3.2	121
10.3.3	121
10.4 Programming	
11 Appendix C: Document Revision History 123	

1 User Information

1.1 About This Document

This document provides information about products from Kontron and/or its subsidiaries. No warranty of suitability, purpose, or fitness is implied. While every attempt has been made to ensure that the information in this document is accurate, the information contained within is supplied "as-is" and is subject to change without notice.

For the circuits, descriptions and tables indicated, Kontron assumes no responsibility as far as patents or other rights of third parties are concerned.

1.2 Copyright Notice

Copyright © 2003-2010 Kontron

All rights reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means (electronic, mechanical, photocopying, recording, or otherwise), without the express written permission of Kontron.

1.3 Trademarks

DIMM-PC®, PISA®, ETX®, ETXexpress®, microETXexpress®, X-board®, DIMM-IO® and DIMM-BUS® are trademarks or registered trademarks of Kontron. Kontron is a trademark or registered trademark of Kontron AG.

The following components used on this board are trademarked as follows:

- » IBM, XT, AT, PS/2 and Personal System/2 are trademarks of International Business Machines Corporation.
- » Microsoft is a registered trademark of Microsoft Corporation.
- » Intel is a registered trademark of Intel Corporation.
- » COM Express is a trademark of PICMG.
- » All other products and trademarks mentioned in this manual are trademarks of their respective owners and indicated with an "*".

1.4 Standards

Kontron is certified to ISO 9000 standards.

1.5 Warranty

This Kontron product is warranted against defects in material and workmanship for the warranty period from the date of shipment. During the warranty period, Kontron will at its discretion decide to repair or replace defective products.

Within the warranty period, the repair of products is free of charge as long as warranty conditions are observed.

The warranty does not apply to defects resulting from improper or inadequate maintenance or handling by the buyer, unauthorized modification or misuse, operation outside of the product's environmental specifications or improper installation or maintenance.

Kontron will not be responsible for any defects or damages to other products not supplied by Kontron that are caused by a faulty Kontron product.

1.6 Technical Support

Technicians and engineers from Kontron and/or its subsidiaries are available for technical support. We are committed to making our product easy to use and will help you use our products in your systems.

Please consult our website at http://www.kontron.com/support for the latest product documentation, utilities, drivers and support contacts. Consult our customer section for the latest BIOS downloads, Product Change Notifications and additional tools and software. You can also always contact your board supplier for technical support.

2 Introduction

2.1 The ETXexpress®-AI COM

The Kontron ETXexpress®-AI Computer-on-Module (COM) extends the COM Express™ specification to include a basic form factor (125mmx95mm) module with the commonly used COM Express™ Type 2 connector or new Type 6 connector for use in graphics-intensive applications for the high-end performance sector. The ETXexpress®-AI COM design enables the development of high-performance, customized, energy efficient applications based on the 32-nm Intel® CoreTM $i7/Core^{TM}$ i5 processor technology and the Mobile Intel® QM57 Platform Controller Hub. This module also provides the secure development path of an established, future-proof PICMG COM $Express^{TM}$ industry standard. The Kontron ETXexpress®-AI module processor technology supports an integrated memory controller for up to 8 GBytes of dual-channel DDR3 SODIMM RAM with ECC support (2x 204-pin SODIMM sockets) and integrated 45nm HD graphics with DisplayPort (DP) support. With a comprehensive set of interfaces on the COM Express Type 2 or Type 6 connector, including 1xPCI Express*Gen 2 graphics (PEG), 6xPCI Express x1,4xSATA, 1xPATA (Type 2 only), SDVO/DP/DVI/HDMI (Type 6 only), 8xUSB 2.0, Gigabit Ethernet, dual-channel LVDS, VGA, and Intel® High Definition Audio, this module offers improved computing and graphics performance. These special features make this 125mmx95mm Computer-on-Module a key solution for applications like gaming, digital signage, network/telecommunications, medical technology, automation, and MAG (military, aerospace, government) that require application-specific customization for rapid time-to-market.

All modules in the Kontron ETXexpress® family are compatible with the COM Express™ standard (connector pin-out Type 2 and now the new Type 6) and thus ensure easy interchangeability as well as design scalability and future migration paths.

2.2 Naming Clarifications

The COM Express™ standard defines a Computer-On-Module, or COM, with all the components necessary for a bootable host computer, packaged as a super-component. The interfaces provide a smooth transition path from legacy parallel interfaces to Low Voltage Differential Signaling (LVDS) interfaces

including the PCI bus, PCI Express*, Serial ATA (SATA), and parallel ATA (PATA).

- » ETXexpress® modules are Kontron COM Express™ modules in the basic form factor (125mm x 95mm)
- » microETXexpress® modules are Kontron COM Express™ modules in a compact form factor (95mm x 95mm)

2.3 Understanding the COM Functionality

All Kontron microETXexpress® and ETXexpress® modules contain two connectors (X1A and X1B), each with two rows. The primary connector rows are Row A and Row B (connector X1A). The secondary connector rows are Row C and Row D (connector X1B). There are a few different orderable SKUs for the EXTexpress-AI module; one for a module that uses COM Express connector Type 2 and another SKU for a version using the new pin-out Type 6 connector. Additional SKUs for ETXexpress-AI modules that support non-ECC memory are also available. Type 6 is a new addition to the PICMG COM Express standard and it is documented in Revision 2.0 of the PICMG specification. The Type 6 pin-out is based on Type 2 and also supports new features on the secondary connector (rows C and D). The key changes are:

- » The PCI interface is no longer supported and the pins are used instead for digital display interfaces (DDI) and two additional PCI Express lanes
- » The IDE (PATA) parallel interface is no longer supported and the pins are used instead for additional transmit and receive pairs for four USB 3.0 ports. (USB 3.0 is not supported on the ETXexpress-AI module.)
- » Three dedicated DDI ports have been added. Ports 1, 2, and 3 can be configured individually for Display Port (DP), HDMI, or DVI and port 1 can also be used for SDVO.
- » SDVO is no longer supported on the PEG port. Instead SDVO is multiplexed on DDI port 1.
- » Two optional two-wire RS232 serial ports have been added using pins formerly assigned to 12V signals.

The primary connector (Row A and Row B) on the ETXexpress®-AI COM features the following functionality:

- » Analog VGA graphics
- » LVDS 24-bit dual channel
- » Gigabit Ethernet LAN
- » Serial ATA (SATA)
- » PCI Express*

- » SPI Bus
- » USB 2.0
- » LPC (Low Pin Count) bus
- » Watchdog timer
- » GPIO
- \rightarrow T²C
- » Intel® High Definition Audio (HDA)

The secondary connector (Row C and Row D) supports the following buses and I/O:

- » SDVO/DP/DVI/HDMI (Type 6 only)
- » DP/DVI/HDMI (Type 6 only)
- » PCI Express (Type 6 only)
- » PCI 32/33 (Type 2 only)
- » Parallel ATA (PATA) via SATA-to-PATA bridge (Type 2 only build option)

NOTE: For full descriptions of the COM Express Type 2 and Type 6 pin-outs, refer to the PICMG documentation that can be obtained from the the PICMG website.

2.4 COM Express™ Documentation

This product manual serves as one of three principal references for this COM Express™ module design. It documents the specifications and features of the ETXexpress®-AI COM. The other two references, which are available from your Kontron support representative or from PICMG, include:

- » The PICMG COM Express™ Specification, which defines the COM Express™ module form factor, pin-out, and signals. This document can be obtained by filling out the order form on the PIGMG website at http://www.picmg.com . NOTE: The version that documents the Type 6 connector is Revision 2.0
- » The PICMG COM Express™ Design Guide, which serves as a general guide for baseboard design, with a focus on maximum flexibility to accommodate a wide range of COM Express™ modules. This guide is on the PICMG website at http://www.picmg.com .

2.5 COM Express™ COM Benefits

Basic form factor (125mm x 95 mm) Computer-on-Module Express (COM Express) modules are highly integrated computers. All ETXexpress® modules feature a standardized form factor and a standardized connector layout for a specified set of signals. Each ETXexpress® module is based on the Connector Type 2 pinout or new Type 6 pin-out of the COM Express $^{\text{M}}$ specification (PICMG COM.0 R2).

This standardization lets designers create a single-system baseboard that can accept present and future COM Express modules.

Kontron ETXexpress® modules include common personal computer (PC) peripheral functions such as:

- » Graphics
- » USB ports
- » Ethernet
- » Audio
- » IDE/PATA and SATA hard disk drive formats

Baseboard designers can optimize exactly how each of these functions is implemented physically for the intended application by placing connectors precisely where they are needed on a baseboard that is designed for an optimal fit in the system packaging.

A peripheral PCI bus can be implemented directly on the baseboard rather than on mechanically unwieldy expansion cards. The ability to build a system on a single baseboard using the computer as one plug-in super-component simplifies packaging, eliminates cabling, and significantly reduces system-level total cost of ownership.

A single baseboard design can use a range of COM Express modules. This flexibility enables product differentiation at various price/performance points, and the design of future-proof systems with a built-in upgrade path. The modularity of a COM Express solution also ensures against obsolescence as computer technology evolves. A properly designed COM Express baseboard can work with several successive generations of COM Express modules.

A COM Express baseboard design has many of the advantages of a custom, computer-board design, but delivers better obsolescence protection, greatly reduced engineering effort, and faster time to market.

3 Specifications

3.1 Functional Specification

Processor: Intel® Core™ i7 and Core™ i5

» CPU: Intel® Core™ i7-620UE (1.06 GHz)

Intel® Core $^{\text{TM}}$ i7-620LE (2.00 GHz) Intel® Core $^{\text{TM}}$ i5-520E (2.40 GHz) Intel® Core $^{\text{TM}}$ i7-610E (2.53.GHz) Intel® Celeron® P4505 (1.86 GHz)

» Cores: 2 (with HTT)
» Bus Speed: 800/1066 FSB

» Bus/Core Ratio: 11/12

» Cache:
L1 cache 24KB data/32 KB instruction

L2 cache up to 4 MBytes, 8-way

» Memory: 2xDDR3 800/1600 MHz SODIMM sockets, up to 8 GBytes, with

ECC support

Additional SKUs for modules supporting non-ECC memory

» Graphics PCIe x16 graphics (or 2 x8)

can also be used for an embedded DisplayPort (eDP)

» Features: Hyper-Threading Technology (HTT)

Intel® Virtualization Technology

Execute Disable Bit

Enhanced Intel® Speedstep Technology

Core Sleep States: C0, C1E, C2E, C3, C4E, Intel Deep Power

Down State C6

» Instruction Set: 32-bit
» Package: 22mm x 22mm

» Thermal Spec: Operation: 0° to 60°C

Storage: -30° to 85°

NOTE: Intel Deep Power Down State C6 may not be available in the first early

field test (EFT) samples.

Chipset: Mobile Intel® QM57 Platform Controller Hub (PCH)

» Speed: 800/1066 FSB

» USB: 8xUSB 2.0 One USB port with debug capability is mapped to

USB Port 0. (This is a new requirement in COM.0 Rev. 2)

» Audio: Intel® High Definition Audio (24 bit/96 kHz)

» PCI Express: 6xPCIe x1 lanes on Type 2, 7xPCIe x1 lanes on Type 6

1xPCIe Gen 2 graphics (PEG) x16 or configurable as 2xPCIe

x8 (Type 6)

(2x PCIe x8 on Type 2 also as a custom stuffing option)

» PCI PCI Rev 2.3 @ 32/33 MHz (Type 2 only, not supported on Type

6)

» Package: 37.5mm x 37.5mm

Integrated Graphics: Intel® Graphics Media Accelerator 4500(Intel® GMA 4500)

The integrated graphics controller contains a refresh of the 5th generation graphics core.

Features:

- » Intel® Dynamic Video Memory Technology support
- » Intel® Smart 2D Display Technology (Intel® S2DDT)
- » Intel® Clear Video Technology:
 - MPEG2 Hardware Acceleration
 - WMV9/VC1 Hardware Acceleration
 - AVC Hardware Acceleration
 - ProcAmp
 - Advanced Pixel Adaptive De-interlacing
 - Sharpness Enhancement
 - De-noise Filter
 - High Quality Scaling
 - Film Mode Detection (3:2 pull-down) and Correction
 - Intel® TV Wizard
- » 12 EUs
- » Dedicated analog and digital display ports supported through the PCH

Display Interfaces

» CRT: Resolution up to QXGA (2048x1536)

Resolution up to 1400x1050 analog VGA

» Flat Panel: Dual channel LVDS 24bpp,

resolution up to 1366 x 768 (WXGA), no dithering

or analog VGA

» Digital Display: SDVO/DP/DVI/HDMI (Type 6 only)

Storage

» SATA: 4xSerial ATA (SATA) ports

supports up to 1.5 Gbit/sec transfer rate SATA-to-PATA

bridge (Type 2 only)

» SATA Features: Boot, RAIDO, RAID1, NCQ, Staggered Spinup, Port Multiplier

Onboard Devices:

» Ethernet: Intel® 82577LM PHY (Max TDP 0.727W) uses one PCIe lane

>> Ethernet Features: WakeOnLAN, PXE Lanboot, Time Sync Protocol Indicator,

Jumbo Frames

» TPM: Infineon™ SLB9635TT1 Trusted Platform Module 1.2, onboard

(build option)

» Watchdog Timer: Kontron PIC microcontroller (interfaces to chipset

over a watchdog-specific I²C interface)

» PCI: 32-bit/33 MHz PCI 2.3 (Type 2 only)

» Power Management: L0-L3, Device Power Management (D0-D3 hot)

» AMT 6.0 Active Management Technology

» Optional: 1xPATA HDD interface (Type 2 only)

Additional Interfaces:

» LPC bus: Yes, to COM Express A-B connector

» SMBus: Yes, to COM Express A-B connector

 \mathbf{y} $\mathbf{I}^2\mathbf{C}$: Fast $\mathbf{I}^2\mathbf{C}$ from CPLD

% GPIO: 8xGPIO, 4 GPI and 4 GPO from PCH
% SPI Yes, to COM Express A-B connector

» JIDA: AMI Aptio 4.6.3.5 Core UEFI BIOS

» K-Station: Yes

» Bootlogo: Yes

» MARS: Yes, Charger & Manager Support

» HWM: Temperature Monitoring for CPU and Board Temperature

» Passive Cooling: Passive and Critical Trip Point

» ACPI: ACPI 1.0 / 2.0 / 3.0 with S5 Eco

» S-States: S0, S3, S4, S5


» Input Voltage: Single supply support with wide range power supply input,

8V - 18V

3.2 Functional Block Diagram

Figure 1 is the ETXexpress®-AI COM block diagram

Figure 1: ETXexpress®-AI COM Block Diagram



XL020

3.3 Mechanical Specifications

Module Dimensions

» 125 mm x 95 mm ±0.2 mm

Height on Top

- » Approximately 3.5 mm maximum (without the PCB)
- » Height varies depending on whether the optional cooling solution (either a passive heatsink or a heat spreader plate) is installed

Height on Bottom

» Approximately 4.06 mm maximum (without the PCB)

Figure 2 is the ETXexpress®-AI COM mechanical drawing




Figure 2: ETXexpress®-AI COM Mechanical Drawing

All dimensions are shown in millimeters. The COM ExpressTM specification says that these holes should be \pm 0.25mm [\pm 0.010"], unless otherwise noted. The tolerances for placement of the COM Express connector with respect to the peg holes (dimensions [16.50, 6.00]) should be \pm 0.10mm [\pm 0.004. The pads are tied to the PCB ground plane.

3.4 Electrical Specifications

3.4.1Supply Voltage

- » 8 V to 18 V wide range power supply DC in single supply mode (AT)
- » 12V + 5VSB ±5% in ATX mode

Power Supply Risetime

- » The input voltages rise from $\leq 10\%$ of nominal to within the regulation ranges within 0.1ms to 20ms.
- » There is a smooth and continuous ramp with each DC input voltage from 10% to 90% of its final set-point, as required in the ATX specification

Supply Voltage Ripple

» Maximum 100 mV peak to peak 0-20MHz

3.4.2Supply Current (Windows XP SP3)

The testing performed to capture the supply current data used tested modules mounted on a Kontron evaluation board with a mouse and keyboard connected. The power consumption tests were executed in Windows XP (with SP3) using a tool to stress the CPU at 100% load. The power measurement values were captured after 15 minutes of full load or a stable CPU core temperature of 90°C. To ensure a stable die temperature, a corresponding heatsink was used to hold the temperature under the critical trip point. All boards were equipped with a 2x1024-MB DDR3 SDRAM with ECC. The modules were tested using the maximum CPU frequency. For more detailed information, refer to the "Power Consumption" diagrams on the EMD Customer section of the Kontron website.

Table 1: Supp	olv Current	Test	Results
---------------	-------------	------	---------

Test Description	V_5P0_SBY	V_12P0	Results
Win XP desktop	5.045 V (260	11.85 V	15.06 W
	mA)	(1.16 A)	
Win XP Burn-In Test	5.042 V (258	11.79 V	21.82 W
	mA)	(1.74 A)	
Win XP TAT (Max)	5.040 V (296	11.75 V	25.23 W
	mA)	(2.02 A)	
S3 WOL disabled	5.077 V (225	0.043 V	1.142 W
	mA)	(0.00 A)	
S3 WOL enabled	5.069 V (276	0.043 V	1.399 W
	mA)	(0.00 A)	
DOS prompt	5.043 V (258	11.82 V	17.97 W
	mA)	(1.41 A)	
Linux KDE desktop	5.046 V (272	11.58 V	14.69 W

	mA)	(1.15 A)	
S5 with Ethernet	5.084 V (169	0.045 V	0.859 W
	mA)	(0.00 A)	
Power on inrush	5.030 V (291	11.80 V	21.05 W
current	mA)	(1.66 A)	

Note: It is difficult to test for all possible applications on the market. There may be an application that draws more power from the CPU than the values measured in the table above. Take this into consideration if you are at the limit of the thermal specification, in which case you should consider improving your thermal solution.

3.5 Environmental Specifications

Temperature

Operating: (with Kontron active heatsink):

» Ambient temperature: 0 to 60°C

» Maximum heat spreader-plate temperature: 0 to 60°C(*)

» Non-operating: -30 to +85°C

NOTE: *The maximum operating temperature with the active heat sink installed is the maximum measurable temperature on any spot on the heat spreader surface. You must maintain the temperature according to the specification above.

Humidity

- » Operating: 10% to 90% (non-condensing)
- » Non operating: 5% to 95% (non-condensing)

3.6 MTBF

The MTBF is 179,152 hours.

4 COM Connectors

The pin-outs for ETXexpress® interface connectors X1A and X1B are documented for convenient reference. See the PICMG COM Express $^{\text{\tiny{M}}}$ Specification on the PICMG website and COM Express $^{\text{\tiny{M}}}$ Design Guide on the Kontron website for detailed, design-level information.




Figure 3: COM Express Connector Locations

Table 2: General Signal Description

Туре	Description			
I/O-3.3	Bi-directional 3,3 V IO-Signal			
I/O-5T	Bi-dir. 3,3V I/O (5V Tolerance)			
I/O-5	Bi-directional 5V I/O-Signal			
I-3.3	3,3V Input			
I/OD	Bi-directional Input/Output Open Drain			
I-5T	3,3V Input (5V Tolerance)			
OA	Output Analog			
OD	Output Open Drain			
0-1.8	1.8V Output			
0-3.3	3.3V Output			
0-5	5V Output			
DP-I/O	Differential Pair Input/Output			
DP-I	Differential Pair Input			
DP-O	Differential Pair Output			
PU	Pull-Up Resistor			
PD	Pull-Down Resistor			
PWR	Power Connection			

Туре	Description			
nc	Not connected, signal not available			

Note: To protect external power lines of peripheral devices, make sure that the wires have the right diameter to withstand the maximum available current and the enclosure of the peripheral device fulfills the fire-protection requirements in IEC/EN60950

4.1 COM Express™ Type 2 Pin-Outs

Table 3: Type 2 Connector X1A - Row A

Pin	Signal	Description	Туре	Terminatio	Comment
				n	
A1	GND (Fixed)	Power Ground	PWR	-	-
A2	GBEO_MDI3-	Ethernet Receive	DP-I	Intel®	-
		Data-		82577	
A3	GBE0_MDI3+	Ethernet Receive Data+	DP-I	Intel® 82577	-
A4	GBEO_LINK10	Ethernet Speed LED 100Mbps	0-3.3	Intel® 82577	-
A5	GBEO_LINK10	Ethernet Speed LED 1000Mbps	0-3.3	Intel® 82577	-
A6	GBE0_MDI2-	Ethernet Receive	DP-I	Intel® 82577	-
A7	GBE0_MDI2+	Ethernet Receive Data+	DP-I	Intel® 82577	-
A8	GBEO_LINK#	LAN Link LED	OD	Intel® 82577	-
A9	GBE0_MDI1-	Ethernet Receive	DP-I	Intel® 82577	-
A10	GBE0_MDI1+	Ethernet Receive Data+	DP-I	Intel® 82577	-
A11	GND (Fixed)	Power Ground	PWR	-	-
A12	GBE0_MDI0-	Ethernet Transmit Data-	DP-O	Intel® 82577	-
A13	GBE0_MDI0+	Ethernet Transmit Data+	DP-O	Intel® 82577	-
A14	GBE0_CTREF	LAN Reference Voltage	0-3.3	controlled on a power rail	-
A15	SUS_S3#	Indicates Suspend to RAM state	0-3.3	CPLD I/O	CPLD I/O
A16	SATAO_TX+	SATA 0 Transmit Data+	DP-O		-
A17	SATAO_TX-	SATA 0 Transmit Data-	DP-O		-
A18	SUS_S4#	Indicates Suspend to Disk state	0-3.3	CPLD I/O	CPLD I/O
A19	SATAO_RX+	SATA 0 Receive Data+	DP-I		

Pin	Signal	Description	Туре	Terminatio	Comment
				n	
A20	SATAO_RX-	SATA 0 Receive Data-	DP-I		-
A21	GND (Fixed)	Power Ground	PWR		-
A22	SATA2_TX+	SATA 2 Transmit Data-	DP-O		
A23	SATA2_TX-	SATA 2 Transmit Data+	DP-O		
A24	SUS_S5#	Indicates Soft Off state	0-3.3	CPLD I/O	CPLD I/O
A25	SATA2_RX+	SATA 2 Receive Data+	Not connected	nc	nc
A26	SATA2_RX-	SATA 2 Receive Data-	Not connected	nc	nc
A27	BATLOW#	Indicates low external battery	I-3.3		CPLD I/O
A28	(S) ATA_ACT#	SATA, IDE, SD Activity Indicator	0-3.3	Buffered Output	
A29	AC/HDA_SYNC	HD Audio Sync	0-3.3		
A30	AC/HDA_RST#	HD Audio Reset	0-3.3		
A31	GND Fixed)	Power Ground	PWR	-	-
A32	AC/HDA_BITC LK	HD Audio Clock	0-3.3		
A33	AC/HDA_SDOU T	HD Audio Data	0-3.3		
A34	BIOS_DISO#	Disable Module BIOS. Enables boot from a BIOS on Baseboard	I-3.3		
A35	THRMTRIP#	CPU thermal shutdown indicator	0-3.3		
A36	USB6-	USB Data- Port #6	DP-I/O		-
A37	USB6+	USB Data+ Port #6	DP-I/O		-
A38	USB_6_7_OC#	USB Overcurrent Pair 6/7	I-3.3		
A39	USB4-	USB Data- Port #4	DP-I/O		
A40	USB4+	USB Data+ Port #4	DP-I/O		-
A41	GND (Fixed)	Power Ground	PWR	-	-
A42	USB2-	USB Data- Port #2			
A43	USB2+	USB Data+ Port #2	DP-I/O		
A44	USB_2_3_OC#	USB Overcurrent Pair 2/3	I-3.3		
A45	USB0-	USB Data- Port #0	DP-I/O		
A46	USB0+	USB Data+ Port #0	DP-I/O		
A47	VCC_RTC	RTC Power Supply +3V	PWR	_	-
A48	EXCDO_PERST #	PCIe Express Card 0 Reset	0-3.3		
A49	EXCDO_CPPE#	PCIe Express Card 0 Request	I-3.3		
A50	LPC_SERIRQ	LPC Serial Interrupt Request	10-3.3		

Pin	Signal	Description	Туре	Terminatio	Comment
				n	
A51	GND (Fixed)	Power Ground	PWR	_	-
A52	PCIE_TX5+	PCIe 5 Transmit Data+	DP-O		
A53	PCIE_TX5-	PCIe 5 Transmit Data-	DP-O		
A54	GPI0	General Purpose Input 0	I-3.3		
A55	PCIE_TX4+	PCIe 4 Transmit Data+	DP-O		
A56	PCIE_TX4-	PCIe 4 Transmit Data-	DP-O		
A57	GND (Fixed)	Power Ground	PWR	_	_
A58	PCIE_TX3+	PCIe 3 Transmit Data+	DP-O		
A59	PCIE_TX3-	PCIe 3 Transmit Data-	DP-O		
A60	GND (Fixed)	Power Ground	PWR	-	_
A61	PCIE_TX2+	PCIe 2 Transmit Data+	DP-O		
A62	PCIE_TX2-	PCIe 2 Transmit Data-	DP-O		
A63	GPI1	General Purpose Input	I-3.3		
A64	PCIE_TX1+	PCIe 1 Transmit Data+	DP-O		
A65	PCIE_TX1-	PCIe 1 Transmit Data-	DP-O		
A66	GND (Fixed)	Power Ground	PWR	_	-
A67	GPI2	General Purpose Input 2	I-3.3		
A68	PCIE_TX0+	PCIe lane #0 Transmit+	DP-O		
A69	PCIE_TX0-	PCIe lane #0 Transmit-	DP-O		
A70	GND (Fixed)	Power Ground	PWR	-	_
A71	LVDS_A0+	LVDS Channel A (positive)	DP-O		
A72	LVDS_A0-	LVDS Channel A (negative)	DP-O		-
A73	LVDS_A1+	LVDS Channel A (positive)	DP-O		-
A74	LVDS_A1-	LVDS Channel A (negative)	DP-O		
A75	LVDS_A2+	LVDS Channel A (positive)	DP-O		
A76	LVDS_A2-	LVDS Channel A (negative)	DP-O		
A77	LVDS_VDD_EN	LVDS Panel Power Controller	0-3.3		
A78	LVDS_A3+	LVDS Channel A (positive)	DP-O		
A79	LVDS_A3-	LVDS Channel A (negative)	DP-O		
A80	GND (Fixed)	Power Ground	PWR	-	-
A81	LVDS_A_CK+	LVDS Channel A Clock+	DP-O		
A82	LVDS_A_CK-	LVDS Channel A Clock-	DP-O		

Pin	Signal	Description	Туре	Terminatio	Comment
		,		n	
A83	LVDS_I2C_CK		10-3.3		
A84	LVDS_I2C_DA T	LVDS I ² C Data	10-3.3		
A85	GPI3	General Purpose Input 3	I-3.3		
A86	KBD_RST#	Keyboard Reset	I-3.3		
A87	KBD_A20GATE	A20 gate	I-3.3		
A88	PCIEO_CK_RE F+	PCIe Clock (positive)	DP-O		
A89	PCIEO_CK_RE F-	PCIe Clock (negative)	DP-O		
A90	GND (Fixed)	Power Ground	PWR	-	-
A91	SPI_Power	Power for off-board SPI flash	0-3.3		
A92	SPI_MISO	SPI Master In Slave Out data line	I-3.3		
A93	GPO0	General Purpose Output 0	0-3.3		
A94	SPI_CLK	SPI clock line for off-board SPI	0-3.3		
A95	SPI_MOSI	SPI Master Out Slave In data line	0-3.3		-
A96	GND	Power Ground	PWR	-	-
A97	TYPE10#		Not connected	nc	nc
A98	RSVD	Reserved	Not connected	nc	nc
A99	RSVD	Reserved	Not connected	nc	nc
A100	GND (Fixed)	Power Ground	PWR	-	-
A101	RSVD	Reserved	Not connected	nc	nc
A102	RSVD	Reserved	Not connected	nc	nc
A103	RSVD	Reserved	Not connected	nc	nc
A104	VCC_12V	12V VCC	PWR	-	-
A105	VCC_12V	12V VCC	PWR	-	-
A106	VCC_12V	12V VCC	PWR	-	-
A107	VCC_12V	12V VCC	PWR	-	-
A108	VCC_12V	12V VCC	PWR	_	-
A109	VCC_12V	12V VCC	PWR	-	-
A110	GND	Power Ground	PWR	-	-

Table 4: Type 2 Connector X1A - Row B

Pin	Signal	Description	Type	Terminati on	Comment
B1	GND (Fixed)	Power Ground	PWR	-	_
B2	GBEO_ACT#	Ethernet Activity LED	Not connected	nc	nc
В3	LPC_FRAME#	LPC Frame Indicator	0-3.3		
В4	LPC_AD0	LPC Address / Data Bus	IO-3.3		
В5	LPC_AD1	LPC Address / Data Bus	10-3.3		
В6	LPC_AD2	LPC Address / Data Bus	10-3.3		
В7	LPC_AD3	LPC Address / Data Bus	10-3.3		
В8	LPC_DRQ0#	LPC Serial DMA Request	I-3.3		
В9	LPC_DRQ1#	LPC Serial DMA Request	I-3.3		
B10	LPC CLK	LPC Clock	0-3.3		
B11	GND (Fixed)	Power Ground	PWR	-	-
B12	PWRBTN#	Power Button Input	I-3.3		
В13	SMB_CLK	SMBus Clock	0-3.3		
B14	SMB_DAT	SMBus Data	10-3.3		
B15	SMB_ALERT#	SMBus Interrupt	10-3.3		
В16	SATA1_TX+	SATA 1 Transmit Data+	DP-O		
В17	SATA1_TX-	SATA 1 Transmit Data-	DP-O		
B18	SUS_STAT#	Indicates imminent suspend operation; used to notify LPC devices.	0-3.3		
В19	SATA1_RX+	SATA 1 Receive Data+	DP-I		
B20	SATA1_RX-	SATA 1 Receive Data-	DP-I		
B21	GND (Fixed)	Power Ground	PWR	-	-
B22	SATA3 TX+	SATA 3 Transmit Data+	DP-O		
В23	SATA3 TX-	SATA 3 Transmit Data-	DP-O		
B24	PWR_OK	Power OK from power supply	I-3.3		
B25	SATA3 RX+	SATA 3 Receive Data+	DP-I		
B26	SATA3 RX-	SATA 3 Receive Data-	DP-I		
В27	WDT	Indicator for Watchdog Timeout	0-3.3		
B28	AC/HDA_SDIN 2	Audio CODEC Serial Data In 2	I-3.3		
B29	AC/HDA_SDIN	Audio CODEC Serial Data in 1	I-3.3		

Pin	Signal	Description	Туре	Terminati	Comment
				on	
В30	AC/HDA_SDIN 0	Audio CODEC Serial Data in 0	I-3.3		
В31	GND (Fixed)	Power Ground	PWR	-	-
В32	SPKR	Speaker Interface	0-3.3		
В33	I2C_CK	I ² C Clock	10-3.3		
В34	I2C_DAT	I ² C Data	IO-3.3		
B35	THRM#	Over Temperature Indicator	I-3.3		
В36	USB7-	USB Data- Port #7 (DP-I/O		
В37	USB7+	USB Data+ Port #7	DP-I/O		
В38	USB_4_5_OC#	USB Overcurrent Pair 4/5	I-3.3		
В39	USB5-	USB Data- Port #5	DP-I/O		
В40	USB5+	USB Data+ Port #5	DP-I/O		
В41	GND (Fixed)	Power Ground	PWR	-	-
B42	USB3-	USB Data- Port #3	DP-I/O		
В43	USB3+	USB Data+ Port #3	DP-I/O		
В44	USB_0_1_OC#	USB Overcurrent Pair 0/1	I-3.3		
В45	USB1-	USB Data- Port #1	DP-I/O		
В46	USB1+	USB Data+ Port #1	DP-I/O		
В47	EXCD1_PERST #	PCIe Express Card 1 Reset	0-3.3		
В48	EXCD1_CPPE#	PCIe Express Card 1 Request	I-3.3		
В49	SYS RESET#	Reset button input	I-3.3		
B50	CB_RESET#	Carrier Board Reset	0-3.3		
B51	GND (Fixed)	Power Ground	PWR	-	-
B52	PCIE_RX5+	PCIe 5 Receive Data+	DP-I		
B53	PCIE_RX5-	PCIe 5 Receive Data-	DP-I		
B54	GPO1	General Purpose Output 1	0-3.3		
B55	PCIE_RX4+	PCIe 4 Receive Data+	DP-I		
В56	PCIE RX4-	PCIe 4 Receive Data-	DP-I		
B57	GPO2	General Purpose Output 2	0-3.3		
B58	PCIE RX3+	PCIe 3 Receive Data+	DP-I		
B59	PCIE RX3-	PCIe 5 Receive Data-	DP-I		
B60	GND (Fixed)	Power Ground	PWR	-	_
B61	PCIE RX2+	PCIe 2 Receive Data+	DP-I		
B62	PCIE RX2-	PCIe 2 Receive Data-	DP-I		
В63	GPO3	General Purpose	0-3.3		
	0200				

Pin	Signal	Description	Туре	Terminati	Comment
				on	
		Output 3			
В64	PCIE_RX1+	PCIe 1 Receive Data+	DP-I		
В65	PCIE_RX1-	PCIe 1 Receive Data-	DP-I		
В66	WAKEO#	PCI Express Wake Event	I-3.3		
В67	WAKE1#	General Purpose Wake Event	I-3.3		
В68	PCIE_RX0+	PCIe lane #0 Receive+	DP-I		
В69	PCIE_RX0-	PCIe lane #0 Receive-	DP-I		
В70	GND (Fixed)	Power Ground	PWR	-	-
В71	LVDS_B0+	LVDS Channel B (Positive)	DP-O		
B72	LVDS_B0-	LVDS Channel B (Negative)	DP-O		
В73	LVDS_B1+	LVDS Channel B (Positive)	DP-O		
В74	LVDS_B1-	LVDS Channel B (Negative)	DP-O		
В75	LVDS_B2+	LVDS Channel B (Positive)	DP-O		
В76	LVDS_B2-	LVDS Channel B (Negative)	DP-O		
В77	LVDS_B3+	LVDS Channel B (Positive)	DP-O		
В78	LVDS_B3-	LVDS Channel B (Negative)	DP-O		
В79	LVDS_BKLT_E N	Backlight Enable	0-3.3		
В80	GND (Fixed)	Power Ground	PWR	-	-
B81	LVDS_B_CK+	LVDS Channel B Clock+	DP-O		
B82	LVDS_B_CK-	LVDS Channel B Clock-	DP-O		
В83	LVDS_BKLT_C TRL	Backlight Brightness Control	0-3.3		
B84	VCC 5V SBY	+5V Standby	PWR	-	_
В85	VCC_5V_SBY	+5V Standby	PWR	-	_
В86	VCC 5V SBY	+5V Standby	PWR	-	_
В87	VCC_5V_SBY	+5V Standby	PWR	-	_
B88	BIOS_DIS1#	BIOS Disable 1 (offboard SPI select)	I-3.3		
В89	VGA_RED	Analog Video Red	0		
В90	GND (Fixed)	Power Ground	PWR	-	-
В91	VGA_GRN	Analog Video Green	0		
В92	VGA_BLU	Analog Video Blue	0		
В93	VGA_HSYNC	Analog Video Horizontal Sync	0-3.3		
B94	VGA_VSYNC	Analog Video Vertical	0-3.3		

Pin	Signal	Description	Туре	Terminati	Comment
				on	
		Sync			
В95	VGA_I2C_CK	Analog Video I ² C Clock	IO/OD-3.3		
В96	VGA I2C DAT	Analog Video I ² C Data	IO/OD-3.3		
В97	SPI CS#	SPI Chip Select	0-3.3		
В98	RSVD	Reserved	Not connected	nc	nc
В99	RSVD	Reserved	Not connected	nc	nc
B100	GND (Fixed)	Power Ground	PWR	-	-
B101	RSVD	Reserved	Not connected	nc	nc
B102	RSVD	Reserved	Not connected	nc	nc
B103	RSVD	Reserved	Not connected	NC	Nc
B104	VCC_12V_16	12V VCC	PWR	-	-
B105	VCC_12V_17	12V VCC	PWR	-	-
B106	VCC_12V_18	12V VCC	PWR	-	-
В107	VCC_12V_19	12V VCC	PWR	-	-
В108	VCC_12V_20	12V VCC	PWR	-	-
В109	VCC_12V_21	12V VCC	PWR	-	-
В110	GND (Fixed)	Power Ground	PWR		

Note: The termination resistors in this table are already mounted on the ETXexpress® board. Refer to the PICMG COM Express $^{\text{m}}$ Design Guide for information about additional termination resistors.

Table 5: Connector X1B - Row C

Pin	Signal	Description	Type	Terminati	Comment
				on	
C1	GND (Fixed)	Power Ground	PWR	-	-
C2	IDE_D7	IDE Data Bus	I/O-5T		
C3	IDE_D6	IDE Data Bus	I/O-5T		
C4	IDE_D3	IDE Data Bus	I/O-5T		
C5	IDE_D15	IDE Data Bus	I/O-5T		
С6	IDE_D8	IDE Data Bus	I/O-5T		
C7	IDE_D9	IDE Data Bus	I/O-5T		
C8	IDE_D2	IDE Data Bus	I/O-5T		
C9	IDE_D13	IDE Data Bus	I/O-5T		
C10	IDE_D1	IDE Data Bus	I/O-5T		
C11	GND (Fixed)	Power Ground	PWR	-	-
C12	IDE_D14	IDE Data Bus	I/O-5T		
C13	IDE_IORDY	IDE I/O Ready	I-5T		

Pin	Signal	Description	Туре	Terminati on	Comment
C14	IDE IOR#	IDE I/O Read	0-3.3		
C15	PCI PME#	PCI Power Management	I-3.3		
C16	PCI GNT2#	PCI Bus Grant 2	0-3.3		
C17	PCI REQ2#	PCI Bus Request 2	I-5T		
C18	PCI GNT1#	PCI Bus Grant 1	0-3.3		
C19	PCI REQ1#	PCI Bus Request 1	I-5T		
C20	PCI GNT0#	PCI Bus Grant 0	0-3.3		
C21	GND (Fixed)	Power Ground	PWR	-	-
C22	PCI_REQ0#	PCI Bus Request 0	I-5T		
C23	PCI_RST#	PCI Bus Reset	0-3.3		
C24	PCI_AD0	PCI Address & Data Bus	I/O-5T		
		line			
C25	PCI_AD2	PCI Address & Data Bus line	I/O-5T		
C26	PCI_AD4	PCI Address & Data Bus line	I/O-5T		
C27	PCI_AD6	PCI Address & Data Bus	I/O-5T		
C28	PCI_AD8	PCI Address & Data Bus	I/O-5T		
C29	PCI_AD10	PCI Address & Data Bus	I/O-5T		
C30	PCI_AD12	PCI Address & Data Bus line	I/O-5T		
C31	GND (Fixed)	Power Ground	PWR	-	-
C32	PCI_AD14	PCI Address & Data Bus line	I/O-5T		
C33	PCI_C/BE1#	PCI Bus Command & Byte Enable 1	I/O-5T		
C34	PCI PERR#	PCI Bus Grant Error	I/O-5T		
C35	PCI LOCK#	PCI Bus Lock	I/O-5T		
C36	PCI DEVSEL#	PCI Bus Device Select	I/O-5T		
C37	PCI_IRDY#	PCI Bus Initiator Ready	I/O-5T		
C38	PCI_C/BE2#	PCI Bus Command & Byte Enable 2	I/O-5T		
C39	PCI_AD17	PCI Address & Data Bus	I/O-5T		
C40	PCI_AD19	PCI Address & Data Bus	I/O-5T		
C41	GND (Fixed)	Power Ground	PWR	-	-
C42	PCI_AD21	PCI Address & Data Bus	I/O-5T		
C43	PCI_AD23	PCI Address & Data Bus line	I/O-5T		
C44	PCI_C/BE3#	PCI Bus Command & Byte Enable 3	I/O-5T		

Pin	Signal	Description	Туре	Terminati	Comment
				on	
C45	PCI_AD25	PCI Address & Data Bus line	I/O-5T		
C46	PCI_AD27	PCI Address & Data Bus	I/O-5T		
C47	PCI_AD29	PCI Address & Data Bus	I/O-5T		
C48	PCI_AD31	PCI Address & Data Bus	I/O-5T		
C49	PCI_IRQA#	PCI Bus Interrupt Request A	I-5T		
C50	PCI_IRQB#	PCI Bus Interrupt Request B	I-5T		
C51	GND (Fixed)	Power Ground	PWR	_	-
C52	PEG_RX0+	PCI Express Graphics Receive Lane 0 Positive	DP-I		
C53	PEG_RX0-	PCI Express Graphics Receive Lane 0 Negative	DP-I		
C54	TYPEO#	Not connected for Type 2 module	Not connected	nc	nc
C55	PEG_RX1+	PCI Express Graphics Receive Lane 1 Positive	DP-I		
C56	PEG_RX1-	PCI Express Graphics Receive Lane 1 Negative	DP-I		
C57	TYPE1#	Not connected for Type 2 module	Not connected	nc	nc
C58	PEG_RX2+	PCI Express Graphics Receive Lane 2 Positive	DP-I		
C59	PEG_RX2-	PCI Express Graphics Receive Lane 2 Negative	DP-I		
C60	GND (Fixed)	Power Ground	PWR	_	-
C61	PEG_RX3+	PCI Express Graphics Receive Lane 3 Positive	DP-I		
C62	PEG_RX3-	PCI Express Graphics Receive Lane 3 Negative	DP-I		
C63	RSVD	Reserved	Not connected	nc	nc
C64	RSVD	Reserved	Not connected	nc	nc-
C65	PEG_RX4+	PCI Express Graphics	DP-I		

Pin	Signal	Description	Туре	Terminati on	Comment
		Receive Lane 4		OII	
		Positive			
C66	PEG_RX4-	PCI Express Graphics	DP-I		
		Receive Lane 4			
		Negative			
C67	RSVD	Reserved	Not connected	nc	nc
C68	PEG_RX5+	PCI Express Graphics	DP-I		
		Receive Lane 5			
		Positive			
C69	PEG_RX5-	PCI Express Graphics Receive Lane 5 Negative	DP-I		
C70	GND (Fixed)	Power Ground	PWR	-	_
C71	PEG_RX6+	PCI Express Graphics	DP-I		
		Receive Lane 6			
		Positive			
C72	PEG_RX6-	PCI Express Graphics	DP-I		
		Receive Lane 6			
		Negative			
C73	SDVO_DATA	SDVOController Data	Not connected	nc	nc
C74	PEG_RX7+	PCI Express Graphics	DP-I		
		Receive Lane 7			
		Positive			
C75	PEG_RX7-	PCI Express Graphics	DP-I		
		Receive Lane 7			
		Negative			
C76	GND (Fixed)	Power Ground	PWR	-	-
C77	RSVD	Reserved	Not	nc	nc
			connected		
C78	PEG_RX8+	PCI Express Graphics	DP-I		
		Receive Lane 8			
		Positive			
C79	PEG_RX8-	PCI Express Graphics	DP-I		
		Receive Lane 8			
		Negative			
C80	GND (Fixed)	Power Ground	PWR	-	-
C81	PEG_RX9+	PCI Express Graphics	DP-I		
		Receive Lane 9			
		Positive			

Pin	Signal	Description	Туре	Terminati	Comment
				on	
C82	PEG_RX9-	PCI Express Graphics	DP-I		
		Receive Lane 9			
		Negative			
C83	RSVD	Reserved	Not	nc	nc
			connected		
C84	GND	Power Ground	PWR	-	-
C85	PEG_RX10+	PCI Express Graphics	DP-I		
		Receive Lane 10			
		Positive			
C86	PEG_RX10-	PCI Express Graphics	DP-I		
		Receive Lane 10			
		Negative			
C87	GND	Power Ground	PWR	-	-
C88	PEG RX11+	PCI Express Graphics	DP-I		
	_	Receive Lane 11			
		Positive			
C89	PEG RX11-	PCI Express Graphics	DP-I		
		Receive Lane 11			
		Negative			
C90	GND (Fixed)	Power Ground	PWR	_	_
C91	PEG RX12+	PCI Express Graphics	DP-I		
	120_11112	Receive Lane 12			
		Positive			
C92	PEG RX12-	PCI Express Graphics	DP-I		
032	TEG_KAIZ	Receive Lane 12			
		Negative			
C93	CND	Power Ground	PWR	_	
C94	GND PEG RX13+	PCI Express Graphics	DP-I	_	_
094	FEG_KAIST	Receive Lane 13	Dr 1		
		Positive			
COF	DEC 2112		DD T		
C95	PEG_RX13-	PCI Express Graphics	DP-I		
		Receive Lane 13			
		Negative			
C96	GND	Power Ground	PWR	_	-
C97	RSVD	Reserved	Not	nc	nc
			connected		
C98	PEG_RX14+	PCI Express Graphics	DP-I		
		Receive Lane 14			
		Positive			
C99	PEG_RX14-	PCI Express Graphics	DP-I		

Pin	Signal	Description	Туре	Terminati	Comment
				on	
		Receive Lane 14			
		Negative			
C100	GND (Fixed)	Power Ground	PWR	-	-
C101	PEG_RX15+	PCI Express Graphics	DP-I		
		Receive Lane 15			
		Positive			
C102	PEG_RX15-	PCI Express Graphics	DP-I		
		Receive Lane 15			
		Negative			
C103	GND	Power Ground	PWR	-	-
C104	VCC_12V	12V VCC	PWR	-	-
C105	VCC_12V	12V VCC	PWR	-	-
C106	VCC_12V	12V VCC	PWR	-	-
C107	VCC_12V	12V VCC	PWR	-	-
C108	VCC_12V	12V VCC	PWR 8	-	-
C109	VCC_12V	12V VCC	PWR	-	-
C110	GND (Fixed)	Power Ground	PWR	-	-

Note: The termination resistors in this table are already mounted on the ETXexpress® board. Refer to the PICMG COM Express $^{\text{m}}$ Design Guide for information about additional termination resistors.

Table 6: Type 2 Connector X1B - Row D

Pin	Signal	Description	Type	Terminatio	Comment
				n	
D1	GND (Fixed)	Power Ground	PWR	-	-
D2	IDE_D5	IDE Data Bus	I/O-5T		
D3	IDE_D10	IDE Data Bus	I/O-5T		
D4	IDE_D11	IDE Data Bus	I/O-5T		
D5	IDE_D12	IDE Data Bus	I/O-5T		
D6	IDE_D4	IDE Data Bus	I/O-5T		
D7	IDE_D0	IDE Data Bus	I/O-5T		
D8	IDE_REQ	IDE Data Bus	I/O-5T		
D9	IDE_IOW#	IDE IO Write	0-3.3		
D10	IDE_ACK#	IDE DMA	0-3.3		
		Acknowledge			
D11	GND (Fixed)	Power Ground	PWR	_	-
D12	IDE_IRQ	IDE Interrupt	I-5T		
		Request			
D13	IDE_A0	IDE Address Bus	0-3.3		

Pin	Signal	Description	Type	Terminatio n	Comment
D14	IDE A1	IDE Address Bus	0-3.3		
D15	IDE A2	IDE Address Bus	0-3.3		
D16	IDE_CS1#	IDE Chip Select Channel 0	0-3.3		
D17	IDE_CS3#	IDE Chip Select Channel 1	0-3.3		
D18	IDE_RESET#	IDE Hard Drive	0-3.3		
D19	PCI GNT3#	PCI Bus Grant 3	0-3.3		
D20	PCI_REQ3#	PCI Bus Request	I-5T		
D21	GND (Fixed)	Power Ground	PWR	_	_
D22	PCI_AD1	PCI Address & Data Bus line	I/O-5T		
D23	PCI_AD3	PCI Address & Data Bus line	I/O-5T		
D24	PCI_AD5	PCI Address & Data Bus line	I/O-5T		
D25	PCI_AD7	PCI Address & Data Bus line	I/O-5T		
D26	PCI_C/BE0#	PCI Bus Command & Byte Enable 0	I/O-5T		
D27	PCI_AD9	PCI Address & Data Bus line	I/O-5T		
D28	PCI_AD11	PCI Address & Data Bus line	I/O-5T		
D29	PCI_AD13	PCI Address & Data Bus line	I/O-5T		
D30	PCI_AD15	PCI Address & Data Bus line	I/O-5T		
D31	GND (Fixed)	Power Ground	PWR	_	-
D32	PCI_PAR	PCI Bus Parity	I/O-5T		
D33	PCI_SERR#	PCI Bus System Error	I/O-5T		
D34	PCI_STOP#	PCI Bus Stop	I/O-5T		
D35	PCI_TRDY#	PCI Bus Target Ready	I/O-5T		
D36	PCI_FRAME#	PCI Bus Cycle Frame	I/O-5T		
D37	PCI_AD16	PCI Address & Data Bus line	I/O-5T		
D38	PCI_AD18	PCI Address & Data Bus line	I/O-5T		
D39	PCI_AD20	PCI Address & Data Bus line	I/O-5T		
D40	PCI_AD22	PCI Address & Data Bus line	I/O-5T		
D41	GND (Fixed)	Power Ground	PWR	-	-

Pin	Signal	Description	Туре	Terminatio	Comment
- 10			- /	n	
D42	PCI_AD24	PCI Address & Data Bus line	I/O-5T		
D43	PCI_AD26	PCI Address &	I/O-5T		
		Data Bus line			
D44	PCI_AD28	PCI Address & Data Bus line	I/O-5T		
D45	PCI_AD30	PCI Address & Data Bus line	I/O-5T		
D46	PCI IRQC#	PCI Bus	I-5T		
210		Interrupt Request C			
D47	DOT TROP!	PCI Bus	I-5T		
D47	PCI_IRQD#	Interrupt	1-31		
		Request D			
D48	PCI_CLKRUN#	PCI Clock Run	0-3.3		
D49	PCI_M66EN	PCI_M66EN	I-5T		
D50	PCI_CLK	PCI Clock 33MHz	0-3.3		
D51	GND (Fixed)	Power Ground	PWR	-	-
D52	PEG TX0+	PCI Express	DP-O		
		Graphics Transmit Data Lane O Positive			
D53	PEG TX0-	PCI Express	DP-O		
	_	Graphics			
		Transmit Data			
		Lane 0 Negative			
D54	PEG_LANE_RV	PCI Express	I-3.3		
	#	Graphics Lane			
		Reversal Input			
		strap			
D55	PEG_TX1+	PCI Express	DP-O		
		Graphics			
		Transmit Data Lane 1 Positive			
D56	PEG TX1-	PCI Express	DP-O		
D30	LEG_IXI-	Graphics	DF O		
		Transmit Data			
		Lane 1 Negative			
D57	TYPE2#	Pulled low for	PDS		
		Type 2 modules			
D58	PEG TX2+	PCI Express	DP-O		
	_	Graphics			
		Transmit Data			
		Lane 2 Positive			
D59	PEG_TX2-	PCI Express	DP-O		
		Graphics			
		Transmit Data			
		Lane 2 Negative			
D60	GND (Fixed)	Power Ground	PWR	-	-

Pin	Signal	Description	Type	Terminatio	Comment
				n	1
D61	PEG TX3+	PCI Express	DP-O		
	_	Graphics			
		Transmit Data			
		Lane 3 Positive			
D62	PEG_TX3-	PCI Express	DP-O		
		Graphics			
		Transmit Data			
DC2		Lane 3 Negative	27-1		
D63	RSVD	Reserved	Not connected	nc	nc
D64	RSVD	Reserved	Not connected	nc	nc
D65	PEG_TX4+	PCI Express	DP-O		
		Graphics Transmit Data			
		Lane 4 Positive			
D66	PEG TX4-	PCI Express	DP-O		
200	110_1114	Graphics			
		Transmit Data			
		Lane 4 Negative			
D67	GND	Power Ground	PWR	_	-
D68	PEG_TX5+	PCI Express	DP-O		
		Graphics			'
		Transmit Data			
		Lane 5 Positive			
D69	PEG_TX5-	PCI Express	DP-O		
		Graphics			
		Transmit Data			
D70	GND (Fixed)	Lane 5 Negative Power Ground	PWR	_	_
D71	PEG TX6+	PCI Express	DP-O		
D/1	PEG_IX0+	Graphics	DF-0		
		Transmit Data			
		Lane 6 Positive			
D72	PEG TX6-	PCI Express	DP-O		
	_	Graphics			
		Transmit Data			
		Lane 6 Negative			
D73	SDVO_CLK	SDVO Clock	Not connected	nc	nc
D74	PEG_TX7+	PCI Express	DP-O		
		Graphics			
		Transmit Data			
	_	Lane 7 Positive			
D75	PEG_TX7-	PCI Express	DP-O		
		Graphics Transmit Data			
		Lane 7 Negative			
D76	GND	Power Ground	PWR	-	_
D77	IDE CBLID	40/80-pin IDE	I-3.3		
DII	101_0111	cable ID	1 3.3		

Pin	Signal	Description	Туре	Terminatio	Comment
				n	
D78	PEG_TX8+	PCI Express Graphics Transmit Data Lane 8 Positive	DP-O		
D79	PEG_TX8-	PCI Express Graphics Transmit Data Lane 8 Negative	DP-O		
D80	GND (Fixed)	Power Ground	PWR	-	-
D81	PEG_TX9+	PCI Express Graphics Transmit Data Lane 9 Positive	DP-O		
D82	PEG_TX9-	PCI Express Graphics Transmit Data Lane 9 Negative	DP-O		
D83	RSVD	Reserved	Not connected	nc	nc
D84	GND	Power Ground	PWR	-	-
D85	PEG_TX10+	PCI Express Graphics Transmit Data Lane 10 Positive	DP-O		
D86	PEG_TX10-	PCI Express Graphics Transmit Data Lane 10 Negative	DP-O		
D87	GND	Power Ground	PWR	-	_
D88	PEG_TX11+	PCI Express Graphics Transmit Data Lane 11 Positive	DP-O		
D89	PEG_TX11-	PCI Express Graphics Transmit Data Lane 11 Negative	DP-O		
D90	GND (Fixed)	Power Ground	PWR	-	-
D91	PEG_TX12+	PCI Express Graphics Transmit Data Lane 12 Positive	DP-O		
D92	PEG_TX12-	PCI Express Graphics Transmit Data Lane 12 Negative	DP-O		
D93	GND	Power Ground	PWR	-	-
D94	PEG_TX13+	PCI Express Graphics	DP-O		

Pin	Signal	Description	Туре	Terminatio	Comment
				n	
		Transmit Data Lane 13 Positive			
D95	PEG_TX13-	PCI Express Graphics Transmit Data Lane 13 Negative	DP-O		
D96	GND	Power Ground	PWR	-	-
D97	PEG_ENABLE#	Enable PCI Express x16 external Graphics Interface	I-3.3		
D98	PEG_TX14+	PCI Express Graphics Transmit Data Lane 14 Positive	DP-O		
D99	PEG_TX14-	PCI Express Graphics Transmit Data Lane 14 Negative	DP-O		
D100	GND (Fixed)	Power Ground	PWR	-	-
D101	PEG_TX15+	PCI Express Graphics Transmit Data Lane 15 Positive	DP-O		
D102	PEG_TX15-	PCI Express Graphics Transmit Data Lane 15 Negative	DP-O		
D103	GND	Power Ground	PWR	-	-
D104	VCC_12V	12V VCC	PWR	-	-
D105	VCC_12V	12V VCC	PWR	-	-
D106	VCC_12V	12V VCC	PWR	-	-
D107	VCC_12V	12V VCC	PWR	-	-
D108	VCC_12V	12V VCC	PWR	-	-
D109	VCC_12V	12V VCC	PWR	-	-
D110	GND (Fixed)	Power Ground	PWR	-	-

Note: The termination resistors in this table are already mounted on the ETXexpress® board. Refer to the PICMG COM Express $^{\text{TM}}$ Design Guide for information about additional termination resistors.

4.2 COM Express™ Type 6 Pin-Outs

Table 7: Type 6 Connector X1A - Row A

Pin	Signal	Description	Туре	Termination	Comment
A1	GND (Fixed)	Power Ground	PWR	-	-
A2	GBEO_MDI3-	Ethernet Receive	DP-I	Intel® 82577	-
A3	GBEO_MDI3+	Ethernet Receive Data+	DP-I	Intel® 82577	-
A4	GBE0_LINK10 0#	Ethernet Speed LED 100Mbps	0-3.3	Intel® 82577	-
A5	GBE0_LINK10	Ethernet Speed LED 1000Mbps	0-3.3	Intel® 82577	-
A6	GBE0_MDI2-	Ethernet Receive	DP-I	Intel® 82577	-
A7	GBE0_MDI2+	Ethernet Receive Data+	DP-I	Intel® 82577	-
A8	GBE0_LINK#	LAN Link LED	OD	Intel® 82577	-
A9	GBE0_MDI1-	Ethernet Receive	DP-I	Intel® 82577	-
A10	GBE0_MDI1+	Ethernet Receive Data+	DP-I	Intel® 82577	-
A11	GND (Fixed)	Power Ground	PWR	-	-
A12	GBE0_MDI0-	Ethernet Transmit Data-	DP-O	Intel® 82577	-
A13	GBE0_MDI0+	Ethernet Transmit Data+	DP-O	Intel® 82577	_
A14	GBE0_CTREF	LAN Reference Voltage	0-3.3	is on a power rail controlled	-
A15	SUS_S3#	Indicates Suspend to RAM state	0-3.3	CPLD I/O	CPLD I/O
A16	SATAO_TX+	SATA 0 Transmit Data+	DP-O		-
A17	SATAO_TX-	SATA 0 Transmit Data-	DP-O		-
A18	SUS_S4#	Indicates Suspend to Disk state	0-3.3	CPLD I/O	CPLD I/O
A19	SATAO_RX+	SATA 0 Receive Data+	DP-I		
A20	SATAO_RX-	SATA 0 Receive Data-	DP-I		-
A21	GND (Fixed)	Power Ground	PWR		-
A22	SATA2_TX+	SATA 2 Transmit Data-	DP-O		
A23	SATA2_TX-	SATA 2 Transmit Data+	DP-O		
A24	SUS_S5#	Indicates Soft Off state	0-3.3	CPLD I/O	CPLD I/O

Pin	Signal	Description	Туре	Termination	Comment
A25	SATA2 RX+	SATA 2 Receive	Not connected	nc	nc
	_	Data+			
A26	SATA2_RX-	SATA 2 Receive	Not connected	nc	nc
		Data-			
A27	BATLOW#	Indicates low	I-3.3		CPLD I/O
- 0 0		external battery		- cc)	
A28	(S) ATA_ACT#	SATA, IDE, SD	0-3.3	Buffered	
		Activity Indicator		output	
A29	AC/HDA SYNC	HD Audio Sync	0-3.3		
A30	_	HD Audio Reset	0-3.3		
A31	_	Power Ground	PWR		
		HD Audio Clock	0-3.3	_	_
A32	AC/HDA_BITC	HD Audio Clock	0-3.3		
7.22	LK	IID Total's Date	0.2.2		
A33	AC/HDA_SDOU	HD Audio Data	0-3.3		
7.04	T		- 0 0		
A34	BIOS_DISO#	Disable Module BIOS Enables boot	I-3.3		
		from a BIOS on			
		Baseboard			
A35	THRMTRIP#	CPU thermal	0-3.3		
		shutdown			
		indicator			
A36	USB6-	USB Data- Port #6	DP-I/O		-
A37	USB6+	USB Data+ Port #6	DP-I/O		-
A38	USB_6_7_OC#	USB Overcurrent	I-3.3		
		Pair 6/7			
A39	USB4-	USB Data- Port #4	DP-I/O		
A40	USB4+	USB Data+ Port #4	DP-I/O		-
A41	GND (Fixed)	Power Ground	PWR	-	-
A42	USB2-	USB Data- Port #2			
A43	USB2+	USB Data+ Port #2	DP-I/O		
A44	USB_2_3_OC#	USB Overcurrent	I-3.3		
		Pair 2/3			
A45	USB0-	USB Data- Port #0	DP-I/O		
A46	USB0+	USB Data+ Port #0	DP-I/O		
A47	VCC_RTC	RTC Power Supply	PWR	-	-
		+3V			
A48	EXCD0_PERST	PCIe Express Card	0-3.3		
	#	0 Reset			
A49	EXCD0_CPPE#	PCIe Express Card	I-3.3		
- 5 0		0 Request			
A50	LPC_SERIRQ	LPC Serial	10-3.3		
7.5.1	CND (Ti. 1)	Interrupt Request	DMD		
A51	GND (Fixed)	Power Ground	PWR	-	-
A52	PCIE_TX5+	PCIe 5 Transmit	DP-O		
A53	PCIE TX5-	Data+ PCIe 5 Transmit	DP-O		
AJJ	LCIE IV2	TOTE 3 ITAIISIIIT	DE U		

Pin	Signal	Description	Type	Termination	Comment
		Data-			
A54	GPI0	General Purpose Input 0	I-3.3		
A55	PCIE_TX4+	PCIe 4 Transmit Data+	DP-O		
A56	PCIE_TX4-	PCIe 4 Transmit	DP-O		
A57	GND (Fixed)	Power Ground	PWR	-	-
A58	PCIE_TX3+	PCIe 3 Transmit Data+	DP-O		
A59	PCIE_TX3-	PCIe 3 Transmit	DP-O		
A60	GND (Fixed)	Power Ground	PWR	_	_
A61	PCIE_TX2+	PCIe 2 Transmit Data+	DP-O		
A62	PCIE_TX2-	PCIe 2 Transmit Data-	DP-O		
A63	GPI1	General Purpose Input 1	I-3.3		
A64	PCIE_TX1+	PCIe 1 Transmit Data+	DP-O		
A65	PCIE_TX1-	PCIe 1 Transmit Data-	DP-O		
A66	GND (Fixed)	Power Ground	PWR	-	-
A67	GPI2	General Purpose Input 2	I-3.3		
A68	PCIE_TX0+	PCIe lane #0 Transmit+	DP-O		
A69	PCIE_TX0-	PCIe lane #0 Transmit-	DP-O		
A70	GND (Fixed)	Power Ground	PWR	-	-
A71	LVDS_A0+	LVDS Channel A (positive)	DP-O		
A72	LVDS_A0-	LVDS Channel A (negative)	DP-O		_
A73	LVDS_A1+	LVDS Channel A (positive)	DP-O		-
A74	LVDS_A1-	LVDS Channel A (negative)	DP-O		
A75	LVDS_A2+	LVDS Channel A (positive)	DP-O		
A76	LVDS_A2-	LVDS Channel A (negative)	DP-O		
A77	LVDS_VDD_EN	LVDS Panel Power Controller	0-3.3		
A78	LVDS_A3+	LVDS Channel A (positive)	DP-O		
A79	LVDS_A3-	LVDS Channel A (negative)	DP-O		

Pin	Signal	Description	Туре	Termination	Comment
A80	GND (Fixed)	Power Ground	PWR	-	-
A81	LVDS_A_CK+	LVDS Channel A Clock+	DP-O		
A82	LVDS_A_CK-	LVDS Channel A Clock-	DP-O		
A83	LVDS_I2C_CK	LVDS I2C Clock	10-3.3		
A84	LVDS_I2C_DA T	LVDS I2C Data	10-3.3		
A85	GPI3	General Purpose Input 3	I-3.3		
A86	RSVD	Reserved	Not connected	nc	nc
A87	RSVD	Reserved	Not connected	Nc	nc
A88	PCIEO_CK_RE F+	PCIe Clock (positive)	DP-O		
A89	PCIEO_CK_RE	PCIe Clock (negative)	DP-O		
A90	GND (Fixed)	Power Ground	PWR	_	_
A91	SPI_Power	Power for off- board SPI flash	0-3.3		
A92	SPI_MISO	SPI Master In Slave Out data line	I-3.3		
A93	GPO0	General Purpose Output 0	0-3.3		
A94	SPI_CLK	SPI clock line for off-board SPI	0-3.3		
A95	SPI_MOSI	SPI Master Out Slave In data line	0-3.3		-
A96	TPM_PP	Trusted Platform Module Physical Presence pin	I-3.3		
A97	TYPE10#	Indicates to Type 10 Carrier Board that Module is installed	Not connected	nc	nc
A98	SERO_TX	Gen. Purpose Serial Port 0 Transmit	Not connected	nc	nc
A99	SERO_RX	Gen. Purpose Serial Port 0 Receive	Not connected	nc	nc
A100	GND (Fixed)	Power Ground	PWR	-	-
A101	SER1_TX	Gen. Purpose Serial Port 1 Transmit	Not connected	nc	nc
A102	SER1_RX	Gen. Purpose Serial Port 1 Receive	Not connected	nc	nc

Pin	Signal	Description	Type	Termination	Comment
A103	LID#	LID Button	I/OP-3.3		
A104	VCC_12V	12V VCC	PWR	-	-
A105	VCC_12V	12V VCC	PWR	-	-
A106	VCC_12V	12V VCC	PWR	-	-
A107	VCC_12V	12V VCC	PWR	-	-
A108	VCC_12V	12V VCC	PWR	-	-
A109	VCC_12V	12V VCC	PWR	-	-
A110	GND	Power Ground	PWR	-	-

Table 8: Type 6 Connector X1A - Row B

Pin	Signal	Description	Туре	Termination	Comment
В1	GND (Fixed)	Power Ground	PWR	-	-
В2	GBE0_ACT#	Ethernet Activity LED	Not connected	nc	nc
В3	LPC_FRAME#	LPC Frame Indicator	0-3.3		
В4	LPC_AD0	LPC Address/Data	10-3.3		
В5	LPC_AD1	LPC Address/Data Bus	10-3.3		
В6	LPC_AD2	LPC Address/Data Bus	10-3.3		
В7	LPC_AD3	LPC Address/Data Bus	10-3.3		
В8	LPC_DRQ0#	LPC Serial DMA Request	I-3.3		
В9	LPC_DRQ1#	LPC Serial DMA Request	I-3.3		
B10	LPC_CLK	LPC Clock	0-3.3		
В11	GND (Fixed)	Power Ground	PWR	-	-
В12	PWRBTN#	Power Button Input	I-3.3		
В13	SMB_CLK	SMBus Clock	0-3.3		
В14	SMB_DAT	SMBus Data	IO-3.3		
В15	SMB_ALERT#	SMBus Interrupt	IO-3.3		
B16	SATA1_TX+	SATA 1 Transmit Data+	DP-O		
В17	SATA1_TX-	SATA 1 Transmit Data-	DP-O		
B18	SUS_STAT#	Imminent suspend operation; used to notify LPC devices.	0-3.3		
В19	SATA1_RX+	SATA 1 Receive Data+	DP-I		
B20	SATA1_RX-	SATA 1 Receive Data-	DP-I		
B21	GND (Fixed)	Power Ground	PWR	-	-

Pin	Signal	Description	Туре	Termination	Comment
В22	SATA3 TX+	SATA 3 Transmit	DP-O		
	_	Data+			
В23	SATA3_TX-	SATA 3 Transmit	DP-O		
		Data-			
B24	PWR_OK	Power OK from	I-3.3		
		power supply			
B25	SATA3_RX+	SATA 3 Receive	DP-I		
DOC	CAMA O DV	Data+	DD T		
B26	SATA3_RX-	SATA 3 Receive	DP-I		
В27	WDT	Watchdog Timeout	0-3.3		
B28	AC/HDA SDIN	Audio CODEC Serial			
DZO	2	Data In 2	1 3.3		
B29	AC/HDA SDIN	Audio CODEC Serial	I-3.3		
D2 9	AC/HDA_SDIN	Data In 1	1 3.3		
D20		Audio CODEC Serial	I-3.3		
В30	AC/HDA_SDIN 0	Data In 0	1-3.3		
= 0.1					
B31	GND (Fixed)	Power Ground	PWR	-	-
В32	SPKR	Speaker Interface	0-3.3		
В33	I2C_CK	I ² C Clock	10-3.3		
В34	I2C_DAT	I ² C Data	10-3.3		
В35	THRM#	Over Temperature	I-3.3		
		Indicator			
В36	USB7-	USB Data- Port #7			
В37	USB7+	USB Data+ Port #7			
В38	USB_4_5_OC#	USB Overcurrent	I-3.3		
		Pair 4/5			
В39	USB5-	USB Data- Port #5	DP-I/O		
7.40	77005	W0D D D	DD T (0		
В40	USB5+	USB Data+ Port #5	DP-I/O		
B41	GND (Fixed)	Power Ground	PWR		_
B42			DP-I/O		
		USB Data- Port #3			
B43	USB3+	USB Data+ Port #3	DP-I/O		
В44	USB_0_1_OC#	USB Overcurrent	I-3.3		
D/15	IICD1	Pair 0/1 USB Data- Port #1	DD T/O		
B45	USB1-		DP-I/O		
B46	USB1+	USB Data+ Port #1	DP-I/O		
В47	EXCD1_PERST #	PCIe Express Card 1 Reset	0-3.3		
B48	EXCD1_CPPE#	PCIe Express Card 1 Request	I-3.3		
В49	SYS RESET#	Reset button input	I-3.3		
B50	CB RESET#	Carrier Board	0-3.3		
		Reset			
B51	GND (Fixed)	Power Ground	PWR	-	-
B52	PCIE RX5+	PCIe 5 Receive	DP-I		

Pin	Signal	Description	Type	Termination	Comment
		Data+			
в53	PCIE_RX5-	PCIe 5 Receive	DP-I		
B54	GPO1	General Purpose Output 1	0-3.3		
B55	PCIE_RX4+	PCIe 4 Receive	DP-I		
B56	PCIE_RX4-	PCIe 4 Receive	DP-I		
B57	GPO2	General Purpose Output 2	0-3.3		
B58	PCIE_RX3+	PCIe 3 Receive	DP-I		
B59	PCIE_RX3-	PCIe 5 Receive	DP-I		
В60	GND (Fixed)	Power Ground	PWR	-	-
В61	PCIE_RX2+	PCIe 2 Receive	DP-I		
В62	PCIE_RX2-	PCIe 2 Receive	DP-I		
В63	GPO3	General Purpose Output 3	0-3.3		
В64	PCIE_RX1+	PCIe 1 Receive Data+	DP-I		
В65	PCIE_RX1-	PCIe 1 Receive Data-	DP-I		
В66	WAKEO#	PCI Express Wake Event	I-3.3		
В67	WAKE1#	General Purpose Wake Event	I-3.3		
B68	PCIE_RX0+	PCIe lane #0 Receive+	DP-I		
В69	PCIE_RX0-	PCIe lane #0 Receive-	DP-I		
В70	GND (Fixed)	Power Ground	PWR	-	-
B71	LVDS_B0+	LVDS Channel B0 (Positive)	DP-O		
В72	LVDS_B0-	LVDS Channel B0 (Negative)	DP-O		
В73	LVDS_B1+	LVDS Channel B1 (Positive)	DP-O		
В74	LVDS_B1-	LVDS Channel B1 (Negative)	DP-O		
В75	LVDS_B2+	LVDS Channel B2 (Positive)	DP-O		
В76	LVDS_B2-	LVDS Channel B2 (Negative)	DP-O		
В77	LVDS_B3+	LVDS Channel B3 (Positive)	DP-O		
В78	LVDS_B3-	LVDS Channel B3	DP-O		

Pin	Signal	Description	Type	Termination	Comment
		(Negative)			
В79	LVDS_BKLT_E	Backlight Enable	0-3.3		
	N				
B80	GND (Fixed)	Power Ground	PWR	-	-
B81	LVDS_B_CK+	LVDS Channel B Clock+	DP-O		
В82	LVDS_B_CK-	LVDS Channel B Clock-	DP-O		
В83	LVDS_BKLT_C	Backlight	0-3.3		
	TRL	Brightness Control			
B84	VCC_5V_SBY	+5V Standby	PWR	-	-
В85	VCC_5V_SBY	+5V Standby	PWR	-	-
В86	VCC_5V_SBY	+5V Standby	PWR	-	-
В87	VCC_5V_SBY	+5V Standby	PWR	-	-
B88	BIOS_DIS1#	BIOS Disable 1 (offboard SPI select)	I-3.3		
В89	VGA_RED	Analog Video Red	0		
В90	GND (Fixed)	Power Ground	PWR	-	-
В91	VGA_GRN	Analog Video Green	0		
В92	VGA_BLU	Analog Video Blue	0		
В93	VGA_HSYNC	Analog Video Horizontal Sync	0-3.3		
В94	VGA_VSYNC	Analog Video Vertical Sync	0-3.3		
В95	VGA_I2C_CK	Analog Video I2C Clock	IO/OD-3.3		
В96	VGA_I2C_DAT	Analog Video I2C Data	IO/OD-3.3		
В97	SPI_CS#	SPI Chip Select	0-3.3		
В98	RSVD	Reserved	Not connected	nc	nc
В99	RSVD	Reserved	Not connected	nc	nc
B100	GND (Fixed)	Power Ground	PWR	-	-
B101	FAN_PWMOUT	Fan Speed Control	O/OP-3.3		
B102	FAN_TACHIN	Fan Tachometer Input	I/OP-3.3		
B103	SLEEP#	Sleep Button	I/OP-3.3		
B104	VCC_12V_16	12V VCC	PWR	-	-
B105	VCC_12V_17	12V VCC	PWR	-	-
B106	VCC_12V_18	12V VCC	PWR	-	-
B107	VCC_12V_19	12V VCC	PWR	_	-
B108	VCC_12V_20	12V VCC	PWR	-	-
B109	VCC_12V_21	12V VCC	PWR	-	-
B110	GND (Fixed)	Power Ground	PWR		

NOTE: The termination resistors in this table are already mounted on the ETXexpress® board. Refer to the PICMG COM Express $^{\text{TM}}$ Design Guide for information about additional termination resistors.

Table 9: Type 6 Connector X1B - Row C

Pin	Signal	Description	Type	Terminatio	Comment
				n	ı
C1	GND (Fixed)	Power Ground	PWR	-	-
C2	GND	Power Ground	PWR	-	-
C3	USB_SSRXO-	SuperSpeed USB Data Receive Path 0-	Not connected	nc	nc
C4	USB_SSRXO+	SuperSpeed USB Data Receive Path 0+	Not connected	nc	nc
C5	GND	Power Ground	PWR	-	-
C6	USB_SSRX1-	SuperSpeed USB Data Receive Path 1-	Not connected	nc	nc
C7	USB_SSRX1+	SuperSpeed USB Data Receive Path 1+	Not connected	nc	nc
C8	GND	Power Ground	PWR	-	-
С9	USB_SSRX2-	SuperSpeed USB Data Receive Path 2-	Not connected	nc	nc
C10	SUB_SSRX2+	SuperSpeed USB Data Receive Path 2+	Not connected	nc	nc
C11	GND (Fixed)	Power Ground	PWR		
C12	USB_SSRX3-	SuperSpeed USB Data Receive Path 3-	Not connected	nc	nc
C13	USB_SSRX3+	SuperSpeed USB Data Receive Path 3+	Not connected	nc	nc
C14	GND	Power Ground	PWR	-	-
C15	DDI1_PAIR6+	Digital Display Interface	Not connected	nc	nc
C16	DDI1_PAIR6-	Digital Display Interface	Not connected	nc	nc
C17	RSVD	Reserved	Not connected	nc	nc
C18	RSVD	Reserved	Not connected	nc	nc
C19	PCIE_RX6+	PCI Express Differential Receive Pair 6+	DP-I		

Pin	Signal	Description	Туре	Terminatio	Comment
				n	
C20	PCIE_RX6-	PCI Express Differential Receive Pair 6-	DP-I		
C21	GND (Fixed)	Power Ground	PWR		
C22	PCIE_RX7+	PCI Express Differential Receive Pair 7+	Not connected	nc	nc
C23	PCIE_RX7-	PCI Express Differential Receive Pair 7-	Not connected	nc	nc
C24	DDI1_HPD	Digital Display Interface Hot- plug detect	I-3.3		
C25	DDI1_PAIR4+	Digital Display Interface	Not connected	nc	nc
C26	DDI1_PAIR4-	Digital Display Interface	Not connected	nc	nc
C27	RSVD	Reserved	Not connected	nc	nc
C28	RSVD	Reserved	Not connected	nc	nc
C29	DDI1_PAIR5+	Digital Display Interface	Not connected	nc	nc
C30	DDI1_PAIR5-	Digital Display Interface	Not connected	nc	nc
C31	GND (Fixed)	Power Ground	PWR	-	-
C32	DDI2_CRTLCLK_AU X+	HDMI/DVI I ² C CRTLCLK	1/0-3.3		
C33	DDI2_CRTLDATA_A UX-	HDMI/DVI I ² C CRTLDATA	1/0-3.3		
C34	DDI2_DDC_AUX_SE	Selects function of DDI CRTL & DATA Aux	I-3.3		
C35	RSVD	Reserved	Not connected	nc	nc
C36	DDI3_CRTLCLK_AU X+	HDMI/DVI I2C CRTLCLK	1/0-3.3		
C37	DDI3_CRTLDATA_A UX-	HDMI/DVI I2C CRTLDATA	1/0-3.3		
C38	DDI3_DDC_AUX_SE	Selects function of DDI CRTL &	I-3.3		

Pin	Signal	Description	Type	Terminatio	Comment
				n	
		DATA Aux			
C39	DDI3_PAIR0+	Digital Display	DP-O		
		Interface			
C40	DDI3 PAIRO-	Digital	DP-O		
010		Display			
		Interface			
C41	GND (Fixed)	Power Ground	PWR	-	-
C42	DDI3 PAIR1+	Digital	DP-O		
	_	Display			
		Interface			
C43	DDI3_PAIR1-	Digital	DP-O		
		Display			
		Interface			
C44	DDI3_HPD	Digital	I-3.3		
		Display Interface Hot-			
		plug detect			
C45	RSVD	Reserved	Not connected	nc	nc
C46	DDI3 PAIR2+	Digital	DP-O		
010		Display			
		Interface			
C47	DDI3 PAIR2-	Digital	DP-O		
	_	Display			
		Interface			
C48	RSVD	Reserved	Not connected	nc	nc
C49	DDI3_PAIR3+	Digital	DP-O		
		Display			
		Interface			
C50	DDI3_PAIR3-	Digital	DP-O		
		Display Interface			
C51	GND (Fixed)	Power Ground	PWR	_	_
C52	PEG RX0+	PCI Express	DP-I		
032	_ LEG_RAUT	Graphics			
		Receive Lane 0			
		Positive			
C53	PEG_RX0-	PCI Express	DP-I		
		Graphics			
		Receive Lane 0			
		Negative			
C54	TYPE0#	Not connected	Not connected	nc	nc
		for Type 6 module			
C55	DEC DV1.	PCI Express	DP-I		
633	PEG_RX1+	Graphics	Dr-1		
		Receive Lane 1			
		Positive			
C56	PEG_RX1-	PCI Express	DP-I		

Pin	Signal Description		Туре	Terminatio	Comment
				n	
		Graphics Receive Lane 1 Negative			
C57	TYPE1#	Not connected for Type 6 module	Not connected	nc	nc
C58	PEG_RX2+	PCI Express Graphics Receive Lane 2 Positive	DP-I		
C59	PEG_RX2-	PCI Express Graphics Receive Lane 2 Negative	DP-I		
C60	GND (Fixed)	Power Ground	PWR	-	-
C61	PEG_RX3+	PCI Express Graphics Receive Lane 3 Positive	DP-I		
C62	PEG_RX3-	PCI Express Graphics Receive Lane 3 Negative	DP-I		
C63	RSVD	Reserved	Not connected	nc	nc
C64	RSVD	Reserved	Not connected	nc	nc-
C65	PEG_RX4+	PCI Express Graphics Receive Lane 4 Positive	DP-I		
C66	PEG_RX4-	PCI Express Graphics Receive Lane 4 Negative	DP-I		
C67	RSVD	Reserved	Not connected	nc	nc
C68	PEG_RX5+	PCI Express Graphics Receive Lane 5 Positive	DP-I		
C69	PEG_RX5-	PCI Express Graphics Receive Lane 5 Negative	DP-I		
C70	GND (Fixed)	Power Ground	PWR	-	-
C71	PEG_RX6+	PCI Express Graphics Receive Lane 6 Positive	DP-I		
C72	PEG_RX6-	PCI Express Graphics Receive Lane 6 Negative	DP-I		
C73	GND	Power Ground	PWR	-	-
C74	PEG_RX7+	PCI Express Graphics	DP-I		

Pin	Signal Description Ty		Туре	Terminatio	Comment
				n	
		Receive Lane 7 Positive			
C75	PEG_RX7-	PCI Express Graphics Receive Lane 7 Negative	DP-I		
C76	GND (Fixed)	Power Ground	PWR	-	-
C77	RSVD	Reserved	Not connected	nc	nc
C78	PEG_RX8+	PCI Express Graphics Receive Lane 8 Positive	DP-I		
C79	PEG_RX8-	PCI Express Graphics Receive Lane 8 Negative	DP-I		
C80	GND (Fixed)	Power Ground	PWR	-	-
C81	PEG_RX9+	PCI Express Graphics Receive Lane 9 Positive	DP-I		
C82	PEG_RX9-	PCI Express Graphics Receive Lane 9 Negative	DP-I		
C83	RSVD	Reserved	Not connected	nc	nc
C84	GND	Power Ground	PWR	_	-
C85	PEG_RX10+	PCI Express Graphics Receive Lane 10 Positive	DP-I		
C86	PEG_RX10-	PCI Express Graphics Receive Lane 10 Negative	DP-I		
C87	GND	Power Ground	PWR	_	-
C88	PEG_RX11+	PCI Express Graphics Receive Lane 11 Positive	DP-I		
C89	PEG_RX11-	PCI Express Graphics Receive Lane 11 Negative	DP-I		
C90	GND (Fixed)	Power Ground	PWR	-	-
C91	PEG_RX12+	PCI Express Graphics Receive Lane 12 Positive	DP-I		
C92	PEG_RX12-	PCI Express Graphics Receive Lane 12 Negative	DP-I		
C93	GND	Power Ground	PWR	_	-
C94	PEG_RX13+	PCI Express Graphics	DP-I		

Pin	Signal	Description	Туре	Terminatio	Comment
				n	· ·
		Receive Lane 13 Positive			
C95	PEG_RX13-	PCI Express Graphics Receive Lane 13 Negative	DP-I		
C96	GND	Power Ground	PWR	-	-
C97	RSVD	Reserved	Not connected	nc	nc
C98	PEG_RX14+	PCI Express Graphics Receive Lane 14 Positive	DP-I		
C99	PEG_RX14-	PCI Express Graphics Receive Lane 14 Negative	DP-I		
C100	GND (Fixed)	Power Ground	PWR	-	-
C101	PEG_RX15+	PCI Express Graphics Receive Lane 15 Positive	DP-I		
C102	PEG_RX15-	PCI Express Graphics Receive Lane 15 Negative	DP-I		
C103	GND	Power Ground	PWR	-	-
C104	VCC_12V	12V VCC	PWR	-	-
C105	VCC_12V	12V VCC	PWR	-	-
C106	VCC_12V	12V VCC	PWR	-	-
C107	VCC_12V	12V VCC	PWR -		-
C108	VCC_12V	12V VCC	PWR 8	-	-
C109	VCC_12V	12V VCC	PWR	-	-
C110	GND (Fixed)	Power Ground	PWR	-	-

Note: The termination resistors in this table are already mounted on the ETXexpress® board. Refer to the PICMG COM Express $^{\text{TM}}$ Design Guide for information about additional termination resistors.

Table 10: Type 6 Connector X1B - Row D

Pin	Signal	Description	Туре	Terminatio	Comment
				n	
D1	GND (Fixed)	Power Ground	PWR	-	-
D2	GND	Power Ground	PWR	-	-
D3	USB_SSTX0-	SuperSpeed USB Data Transmit Path 0-	Not connected	nc	nc
D4	USB_SSTX0+	SuperSpeed USB Data Transmit Path 0+	Not connected	nc	nc

Pin	Signal	Description	Туре	Terminatio	Comment
				n	
D5	GND	Power Ground	PWR	_	_
D6	USB_SSTX1-	SuperSpeed USB Data Transmit Path 1-	a Transmit		nc
D7	USB_SSTX1+	SuperSpeed USB Data Transmit Path 1+	Not connected	nc	nc
D8	GND	Power Ground	PWR	_	-
D9	USB_SSTX2-	SuperSpeed USB Data Transmit Path 2-	Not connected	nc	nc
D10	USB_SSTX2+	SuperSpeed USB Data Transmit Path 2+	Not connected	nc	nc
D11	GND (Fixed)	Power Ground	PWR	_	-
D12	USB_SSTX3-	SuperSpeed USB Data Transmit Path 3-	Not connected	nc	nc
D13	USB_SSTX3+	SuperSpeed USB Data Transmit Path 3+	Not connected	Not connected nc	
D14	GND	Power Ground	PWR	_	-
D15	DDI1_CTRLCLK_A UX+	HDMI/DVI I ² C CRTLCLK	1/0-3.3	-	-
D16	DDI1_CTRLDATA_ AUX-	HDMI/DVI I ² C CRTLDATA	1/0-3.3	-	-
D17	RSVD	Reserved	Not connected	nc	nc
D18	RSVD	Reserved	Not connected	nc	nc
D19	PCIE_TX6+	PCI Express Differential Transmit Pair 6+	DP-O		
D20	PCIE_TX6-	PCI Express Differential Transmit Pair 6-	DP-O		
D21	GND (Fixed)	Power Ground	PWR	_	-
D22	PCIE_TX7+	PCI Express Differential Transmit Pair 7+	Not connected	ne	nc
D23	PCIE_TX7-	PCI Express Differential Transmit Pair 7-	Not connected nc		nc
D24	RSVD	Reserved	Not connected	nc	nc
D25	RSVD	Reserved	Not connected	nc	nc

Pin	Signal	Description	Туре	Terminatio	Comment
				n	
D26	DDI1 PAIR0+	Digital Display	DP-O		
	_	Interface			
D27	DDI1_PAIR0-	Digital Display	DP-O		
		Interface			
D28	RSVD	Reserved	Not connected	nc	nc
D29	DDI1_PAIR1+	Digital Display Interface1+	DP-O		
D30	DDI1_PAIR1-	Digital Display	DP-O		
		Interface1-			
D31	GND (FIXED)	Power Ground	PWR	-	-
D32	DDI1_PAIR2+	Digital Display	DP-O		
		Interface2+			
D33	DDI1_PAIR2-	Digital Display Interface2-	DP-O		
D34	DDI1 DDC AUX S	Selects	I-3.3		
	EL	function of DDI			
		CRTL & DATA Aux			
D35	RSVD	Reserved			
D36	DDI1_PAIR3+	Digital Display Interface3+	DP-O		
D37	DDI1_PAIR3-	Digital Display	DP-O		
		Interface3-			
D38	RSVD	Reserved	-	-	-
D39	DDI2_PAIR0+	Digital Display	DP-O		
		Interface0+			
D40	DDI2_PAIR0-	Digital Display	DP-O		
		Interface0-			
D41	GND (FIXED)	Power Ground	PWR	-	-
D42	DDI2_PAIR1+	Digital Display Interface1+	DP-O		
D43	DDI2_PAIR1-	Digital Display	DP-O		
		Interface1-			
D44	DDI2_HPD	Digital Display	I-3.3		
		Interface Hot-			
D 4 F		Plug Detect	27 1 1		
D45	RSVD	Reserved	Not connected	nc	nc
D46	DDI2_PAIR2+	Digital Display Interface2+	DP-O		
D47	DDI2_PAIR2-	Digital Display Interface2-	DP-O		
D48	RSVD	Reserved	Not connected	nc	nc
D49	DDI2 PAIR3+	Digital Display	DP-O		
		Interface3+			
D50	DDI2_PAIR3-	Digital Display Interface3-	DP-O		
D51	GND (Fixed)	Power Ground	PWR	-	-
D52	PEG_TX0+	PCI Express Graphics	DP-O		

Pin	n Signal Description		Туре	Terminatio	Comment
				n	
		Transmit Data Lane 0 Positive			
D53	PEG_TX0-	PCI Express Graphics Transmit Data Lane 0 Negative	DP-O		
D54	PEG_LANE_RV#	PCI Express Graphics Lane Reversal Input strap	I-3.3		
D55	PEG_TX1+	PCI Express Graphics Transmit Data Lane 1 Positive	DP-O		
D56	PEG_TX1-	PCI Express Graphics Transmit Data Lane 1 Negative	DP-0		
D57	TYPE2#	Not connected - for Type 2 modules	Not Connected nc		nc
D58	PEG_TX2+	PCI Express Graphics Transmit Data Lane 2 Positive	DP-O		
D59	PEG_TX2-	PCI Express Graphics Transmit Data Lane 2 Negative	DP-O		
D60	GND (Fixed)	Power Ground	PWR	_	-
D61	PEG_TX3+	PCI Express Graphics Transmit Data Lane 3 Positive	DP-O		
D62	PEG_TX3-	PCI Express Graphics Transmit Data Lane 3 Negative	DP-O		
D63	RSVD	Reserved	Not connected	nc	nc
D64	RSVD	Reserved	Not connected	nc	nc
D65	PEG_TX4+	PCI Express Graphics Transmit Data Lane 4 Positive	DP-O		
D66	PEG_TX4-	PCI Express Graphics Transmit Data Lane 4 Negative	DP-O		
D67	GND	Power Ground	PWR	-	-

Pin	Pin Signal Description		Туре	Terminatio	Comment
				n	
D68	PEG_TX5+	PCI Express Graphics Transmit Data Lane 5 Positive	DP-O		
D69	PEG_TX5-	PCI Express Graphics Transmit Data Lane 5 Negative	DP-O		
D70	GND (Fixed)	Power Ground	PWR	_	-
D71	PEG_TX6+	PCI Express Graphics Transmit Data Lane 6 Positive	DP-O		
D72	PEG_TX6-	PCI Express Graphics Transmit Data Lane 6 Negative	DP-O		
D73	GND	Power Ground	PWR		
D74	PEG_TX7+	PCI Express Graphics Transmit Data Lane 7 Positive	DP-O	-	-
D75	PEG_TX7-	PCI Express Graphics Transmit Data Lane 7 Negative	DP-O	_	-
D76	GND	Power Ground	PWR	-	-
D77	RSVD	Reserved	Not connected	nc	nc
D78	PEG_TX8+	PCI Express Graphics Transmit Data Lane 8 Positive	DP-O		
D79	PEG_TX8-	PCI Express Graphics Transmit Data Lane 8 Negative	DP-0		
D80	GND (Fixed)	Power Ground	PWR	-	-
D81	PEG_TX9+	PCI Express Graphics Transmit Data Lane 9 Positive	DP-O		
D82	PEG_TX9-	PCI Express Graphics Transmit Data Lane 9 Negative	DP-0		
D83	RSVD	Reserved	Not connected	nc	nc
D84	GND	Power Ground	PWR	-	_
D85	PEG_TX10+	PCI Express	DP-O		


Pin	Signal	Description	Туре	Terminatio	Comment
		Graphics Transmit Data Lane 10 Positive		n	
D86	PEG_TX10-	PCI Express Graphics Transmit Data Lane 10 Negative	DP-O		
D87	GND	Power Ground	PWR	-	-
D88	PEG_TX11+	PCI Express Graphics Transmit Data Lane 11 Positive	DP-O		
D89	PEG_TX11-	PCI Express Graphics Transmit Data Lane 11 Negative	DP-O		
D90	GND (Fixed)	Power Ground	PWR	-	-
D91	PEG_TX12+	PCI Express Graphics Transmit Data Lane 12 Positive	DP-O		
D92	PEG_TX12-	PCI Express Graphics Transmit Data Lane 12 Negative	DP-O		
D93	GND	Power Ground	PWR	-	-
D94	PEG_TX13+	PCI Express Graphics Transmit Data Lane 13 Positive	DP-O		
D95	PEG_TX13-	PCI Express Graphics Transmit Data Lane 13 Negative	DP-O		
D96	GND	Power Ground	PWR	-	_
D97	RSVD	Reserved			
D98	PEG_TX14+	PCI Express Graphics Transmit Data Lane 14 Positive	DP-O		

Pin	Signal	Description	Туре	Terminatio	Comment
				n	
D99	PEG_TX14-	PCI Express Graphics Transmit Data Lane 14 Negative	DP-O		
D100	GND (Fixed)	Power Ground	PWR	_	_
D101	PEG_TX15+	PCI Express Graphics Transmit Data Lane 15 Positive	DP-O		
D102	PEG_TX15-	PCI Express Graphics Transmit Data Lane 15 Negative	DP-O		
D103	GND	Power Ground	PWR	-	-
D104	VCC_12V	12V VCC	PWR	-	-
D105	VCC_12V	12V VCC	PWR	-	_
D106	VCC_12V	12V VCC	PWR	-	-
D107	VCC_12V	12V VCC	PWR	-	_
D108	VCC_12V	12V VCC	PWR	-	-
D109	VCC_12V	12V VCC	PWR	-	-
D110	GND (Fixed)	Power Ground	PWR	-	_

NOTE: The termination resistors in this table are already mounted on the ETXexpress® board. Refer to the PICMG COM Express $^{\text{TM}}$ Design Guide for information about additional termination resistors.

4.3 Onboard Connectors

Figure 4: J2, J3, J4, J5 and J6 Connector Locations



4.3.1Connector J4 - CPLD Debug

The onboard 12-pin connector J4 is for accessing the CPLD.

WARNING: The debug port is for internal use only. Do not connect any devices.

4.3.2Connector J3 - SODIMM DDR3

Up to 8 GBytes of DDR3 SODIMM memory can be installed on the ETXexpress-AI module (4GBytes in each of the two sockets). ECC is supported. Modules with non-ECC memory are also available on request.

4.3.3Connectors J5 and J6- BIOS Debugging Connectors

The ETXexpress-AI does not have any JTAG debug connector(s). Instead, there are two multi-purpose flat ribbon connectors that can be connected to the processor (the XDP connector, J5) and the platform controller hub (the PCH XDP connector, J6) for bring up and debug of the BIOS.

WARNING: The debug ports are for internal use only. Do not connect any devices to them.

4.3.4Connector J2 - Fan

This is a 4-pin connector for a 5V fan. J2 can be configured in the BIOS setup. See Section 6.2, "Onboard Fan Connector" for more detailed information.

4.4 Signal Descriptions

4.4.1PCI Express Interface

The PCI Express* x1 lane is a fast connection interface for many different system devices, such as network controllers, I/O controllers or express card devices. The implementation of this subsystem complies with the COM ExpressTM specification. Refer to the PICMG COM ExpressTM Design Guide for additional implementation information.

The ETXexpress®-AI COM supports up to 7 PCI Express x1 lanes. See Table 11 and Table 12 for detailed configuration information.

Table 11: PCI Express Configuration (Type 2)

Source	Source			Targe	et		
Intel	PCIe	lane	1	COMe	PCIe	lane	0
Intel	PCIe	lane	2	COMe	PCIe	lane	1
Intel	PCIe	lane	3	COMe	PCIe	lane	2
Intel	PCIe	lane	4	COMe	PCIe	lane	3
Intel	PCIe	lane	5	COMe	PCIe	lane	4
Intel	PCIe	lane	6	COMe	PCIe	lane	5
Intel	PCIe	lane	7	COMe	PCIe	lane	6

Table 12: PCI Express Configuration (Type 6)

Source			Targe	et			
Intel	PCIe	lane	1	COMe	PCIe	lane	0
Intel	PCIe	lane	2	COMe	PCIe	lane	1
Intel	PCIe	lane	3	COMe	PCIe	lane	2
Intel	PCIe	lane	4	COMe	PCIe	lane	3
Intel	PCIe	lane	5	COMe	PCIe	lane	4
Intel	PCIe	lane	6	COMe	PCIe	lane	5
Intel	PCIe	lane	7	COMe	PCIe	lane	6

4.4.2USB Interface

The USB interface supports up to eight USB 2.0 ports. Table 13 shows the USB configuration for the ETXexpress®-AI module.

Table 13 USB Configuration

COMexpress™	QM57 PCH Port	Description
Port		
USB0	USB0	USB 2.0 compliant
USB1	USB1	ports
USB2	USB4	
USB3	USB5	
USB4	USB6	
USB5	USB7	
USB6	USB3	
USB7	USB2	

Figure 5 shows the internal USB mapping from the Mobile Intel® QM57 Platform Controller Hub (PCH).

QM57 COM Express PCH Port 7 Port 10 Port 6 Port 9 Port 5 Port 8 Port 4 **Enhanced Host** Controller Logic Port 3 Port 2 Port 2 Port 1 Debug Port

Figure 5: USB Mapping

NOTE: Additional USB connections can be added using external USB hubs.

Configuration

There are two 480 mb/s USB EHCI controllers. The USB controllers are PCI bus devices. The BIOS allocates the required system resources during configuration of the PCI bus.

4.4.3SATA Interface

Configuration

The SATA controller is a PCIe bus device. The BIOS allocates the required system resources during the PCIe device configuration.

4.4.4Audio Interface

The Intel® QM57 PCH supports Intel® High Definition Audio (HDA). This HD audio configuration supports up to four audio streams (with up to 16 channels each), 32-bit sample depth, and sample rates up to 192 KHz.

With this configuration you can implement hardware CODECs on your baseboard for 7.1/5.1 audio systems and SDIF output. The pins for the HD audio are defined in Section 4.3.2.

Configuration

The audio controller is a PCI bus device. The BIOS allocates the required system resources during configuration of the PCI device.

4.4.5Serial IRQ

The serial IRQ pin offers a standardized interface to link interrupt request lines to a single wire.

Configuration

The serial IRQ machine is in "Continuous Mode".

4.4.6Graphics Interface

The ETXexpress-AI uses the GMA4500 graphics controller.

The key features of the GMA 4500 are :

- » Intel® Dynamic Video Memory Technology support
- » Intel® Smart 2D Display Technology (Intel® S2DDT)
- » Intel® Clear Video Technology
 - MPEG2 Hardware Acceleration
 - WMV9/VC1 Hardware Acceleration
 - AVC Hardware Acceleration
 - ProcAmp

- Advanced Pixel Adaptive De-interlacing
- Sharpness Enhancement
- De-noise Filter
- High Quality Scaling
- Film Mode Detection (3:2 pull-down) and Correction
- Intel® TV Wizard
- » 12 EUs
- » Dedicated analog and digital display ports are supported through the PCH

VGA

The analog VGA graphics core, with a maximum resolution of 1400×1050 , is integrated in the processor.

LVDS Flat Panel Interface (JILI)

The ETXexpress®-AI supports dual-channel LVDS via the COM Express $^{\text{TM}}$ connector. The implementation of this subsystem complies with the COM Express $^{\text{TM}}$ specification. For additional implementation information, refer to the *PICMG COM Express* Design Guide on the PIGMG website.

4.4.7Ethernet Interface

The Ethernet interface on the ETXexpress®-AI COM is the Intel® 82577LM PHY, which contains an integrated 10/100/1000 Gigabit Ethernet MAC. This interface is connected to Intel PCH PCIe Port 8. The controller supports a 10/100/1000 Base-T interface and it auto-negotiates the use of 10 Mbit/sec, 100 Mbit/sec or 1Gbit/sec connections.

The network interface operates at its lowest power (<1W) when GbE is fully active. The interface supports functions such as WOL (WakeOnLAN) and PXE (Preboot eXecution Environment) boot.

For cable lengths and terminations on your baseboard, refer to the PICMG COM $Express^{\text{TM}}$ Design Guide on the PICMG website.

Configuration

The Ethernet controller is a PCI Express bus device. The BIOS allocates the required system resources during the configuration of the PCIe device.

4.4.8SPI Bus Interface

The Serial Peripheral Interface (SPI) signals are connected to the QM57 platform controller hub using pins that were previously reserved on the COM ExpressTM connector. The SPI interface can be used to connect two carrier board devices, including external BIOS flash memory. The implementation of this subsystem complies with the COM ExpressTM specification. For additional implementation information, refer to the *PICMG COM ExpressTM Design Guide* on the PICMG website


4.4.9LPC Bus Interface

The Low Pin Count (LPC) interface signals go to the COM ExpressTM X1A connector from the QM57 PCH. The LPC low-speed interface can be used for peripheral circuits. For example, it can be used as an external super I/O controller to combine legacy-device support into a single IC. The implementation of this subsystem complies with the COM ExpressTM specification. For additional implementation information, refer to the *PICMG COM ExpressTM Design Guide* on the PICMG website.

The LPC bus does not support DMA (Direct Memory Access) and therefore imposes limitations for ISA bus and standard I/Os (SIOs) like floppy or LPT interface implementations.

WARNING: When more than one device is connected to the LPC bus, a clock buffer is required. Because of the power management of the LPC bus, you must use great care with clock buffers that require synchronization as they could prevent the board from booting up.

Figure 6: Standard Clock Buffer



NOTE: When using a standard clock buffer on the baseboard, be aware that the generated delay must be considered for the length matching of the layout.

Clock Buffer Reference Schematic

The schematic in Figure 7 shows an implementation example for the clock buffer.

Figure 7: LPC Clock Buffer

LPC Clock Buffer




Table 14: LPC Addresses

Address (HEX)	Device			
0000 - 00FF	IBM PC-compatible devices (IRQ-controller,			
	keyboard, RTC etc.)			
002E-002F	Optional: Super I/O W83627			
004e - 004f	TPM			
01F0 - 01F7	Fixed disk			
03C0 - 03CF	VGA/EGA compatible registers			
03F6	Fixed disk			
0400 - 043F	SMBus			
0480 - 04BF	GPIO SCH			
04D0 - 04D1	IRQ configuration			
08F0 - 08FF	Optional			
0900 - 091F	Power Management			
0A80 - 0A83	Reserved			
OCF8 - OCFF	PCI configuration			
D880 - D887	PCI LAN Controller *			
E080 - E09F	PCI USB Controller *			
E480 - E49F	PCI USB Controller *			

Address (HEX)	Device
E880 - E887	PCI VGA Controller *
EF00 - EF1F	PCI USB Controller*
FFA0 - FFAF	PCI IDE Controller *

^{* =} Not fixed, configured by the BIOS automatically and may be different in other system configurations.

Table 15: Device Addresses

Address	(HEX)	Device
00000000	-	DOS- (Real mode-) memory
0009FFFF		
000A0000	-	Display memory
000BFFFF		
000C0000	-	VGA BIOS
000CBFFF		
000CC000	-	Other Option ROM
000DFFFF		
000E0000	-	System BIOS extended space
000EFFFF		
000F0000	-	System BIOS base segment
000FFFFF		
00100000	-	System Memory
7FFFFFFF		
80000000	-	PCI Memory, other extensions
FFF00000		
CFDDC000	-	PCI LAN Controller
CFFFFFF		, , , , , , , , , , , , , , , , , , , ,
D0000000	_	PCI VGA Controller / Audio Controller
DFFFFFFF		/ USB Controller
FEC00000	-	APIC Configuration
FEC00040		
FED00000	-	Event Timer
FED003FF		
FED10000	-	Audio Controller
dynamic		
FED40000	-	LPC Configuration
FED4BFFF		
F0000000	_	RCRB (Root Complex)
F0003FFF		
FFC00000	_	Reserved
FFF00000		Di umas un Hab
FFF00000		Firmware Hub
FFFFFFFF		Manning anges for DIOC DOM
FFF80000	_	Mapping space for BIOS ROM
FFFFFFF		

For further details, please refer to the Intel® QM57 Platform Controller Hub External Design Specification (EDS) on the Intel website at http://www.intel.com.

4.4.10 Power Control Interface

Power Good (PWR OK)

The ETXexpress®-AI COM provides an external input for a power-good signal (pin B24). The implementation of this subsystem complies with the COM Express™ Specification. PWR_OK is internally pulled up to 3.3V and must be high-level to power on the module.

Power Button (PWRBTN#)

The power button (pin B12) is available through the module connector as defined in the pin-out list. To start the module using the power button, the PWRBTN# signal must be at least $50\text{ms} \le t < 4\text{sec}$) at low-level power.

You can put the module into power-off mode by pressing the power button for at least four seconds.

Reset Button (SYS_RESET#)

The reset button (pin B49) is available through the module connector as defined in the pin-out list. The module stays in reset as long as SYS_RESET# is grounded.

Power Supply

The ETXexpress®-AI COM has a wide range of power inputs, from 8V to 18V DC. The supply voltage is applied through 42 pins (VCC) on the module connector. In ATX mode with 5V standby voltage, the VCC input must be higher than the standby voltage.

In general, single supply mode means the module starts as soon as power is applied to the module and ATX mode is for power button-controlled operation.

ATX Mode / Single Supply Mode

ATX Mode:

When an ATX power supply is connected, PWR_OK is set to low-level and VCC is off. Pressing the power button enables the ATX PSU setting PWR_OK to high-level and powers on VCC. The ATX PSU is controlled by the PS_ON# signal, which is generated by SUS S3# via inversion.

Table 16: ATX Mode

State	PWRBTN#	PWR_OK	V5_StdBy	PS_ON#	VCC
G3	Х	х	0V	Х	0.0
S5	high	low	5V	high	0.0
S5 -> S0	PWRBTN Event	low -> high	5V	high -> low	0 V-> VCC
S0	high	high	5V	low	VCC

Single Supply Mode:

In single supply mode the module starts automatically when VCC power is connected and Power Good input is open or at high-level (internal PU to 3.3V). PS ON# is not used in single supply mode.

To power on the module from the S5 state, press the power button or reconnect $\ensuremath{\text{VCC}}$.

Table 17: Single Supply Mode

State	PWRBTN	PWR_OK	V5_StdBy	VCC
G3	х	Х	Х	0
G3 -> S0	high	open / high	Х	connecting VCC
S5	high	open / high	х	VCC
S5 -> S0	PWRBTN Event	open / high	Х	reconnecting VCC

NOTES: 1) Columns marked "x" are not relevant for the specified power state.

2) All ground pins have to be tied to the ground plane of the carrier board.

4.4.11 Miscellaneous Circuits

Speaker

The implementation of this subsystem complies with the COM Express $^{\text{TM}}$ Specification. For additional implementation information, refer to the PICMG COM Express $^{\text{TM}}$ Design Guide.

Battery

The implementation of this subsystem complies with the COM Express $^{\text{TM}}$ specification. For additional implementation information, refer to the *PICMG COM Express* Design Guide on the PICMG website.

In compliance with the EN60950 standard, there are at least two current-limiting devices (resistor and diode) between the battery and the consuming component.

I²C Bus

The CPLD implementation connects LPC to the I^2C controller to allow higher speed I^2C transactions than in previous I/O implementations.

For additional information, refer to the PICMG COM Express^m Design Guide on the PICMG website and I²C application notes and JIDA specifications, which are available on the Kontron website at http://emdcustomersection.kontron.com/.

See the Chapter 8, "BIOS Operation" for supported I²C features.

SMBus

System Management Bus (SMBbus) signals are connected to the SMBus controller, which is located on the QM57 platform controller hub. The SMBus is a two-wire bi-directional bus (clock and serial data) used for system management tasks such as reading parameters from a memory card or reading temperatures and voltages of system components.

The SMBus uses the same signaling scheme as the I^2C bus.

PCI Bus

The Intel® QM57 PCH provides a standard PCI 2.3 32-bit/33 MHz interface on the COM Express $^{\text{m}}$ connector Type 2 implementation. The COM Express Type 6 connector does not support a PCI interface.

IDE Port

PATA (IDE) is supported on the Type 2 COM Express $^{\text{TM}}$ connector via a SATA-to-PATA bridge. The Type 6 connector does not support IDE (PATA).

5 Special Features

5.1 Hyper-Threading

Hyper-Threading (officially termed Hyper-Threading Technology or HTT) is an Intel-proprietary technology used to improve parallelization of computations performed on PCs. Hyper-threading works by duplicating certain sections of the processor—those that store the architectural state — but not duplicating the main execution resources. A hyper-threading equipped processor can appear to be two "logical" processors to the host operating system, thus allowing the operating system to schedule two threads or processes simultaneously. Hyper Threading Technology support always depends on the operating system.

5.2 Enhanced Speedstep Technology

The Intel® Core™ i7 and Core™ i5 processors support the Intel® Enhanced SpeedStep™ technology, which automatically switches the processor between maximum performance mode and battery-optimized mode, depending on the needs of the application being run. Speedstep technology lets you optimize the system performance to match application requirements. When powered by a battery or running in idle mode, the processor drops to lower frequencies (by changing the CPU ratios) and voltage to conserving battery life while maintaining a high level of performance. The frequency is set back to high automatically, allowing you to customize performance.

NOTE: To use Enhanced SpeedStep $^{\text{m}}$ technology, you need an operating system that supports it.

Disabling Speedstep in the BIOS enables manual control of CPU performance. You can set the CPU performance state in the BIOS setup or use third-party software to control CPU performance states.

5.3 Watchdog

This feature is implemented within an I^2C Watchdog and offers a single-stage watchdog. You can configure the Watchdog Timer (WDTimer) using the Kontron EAPI, or through the BIOS setup, or directly through register settings. The application software should strobe the WDTrigger to prevent a timeout. The WDTrigger resets and restarts the system after a timeout to provide a way to recover from program crashes or lockups.

The Watchdog can be enabled through:

- » BIOS Setup
- » K-Station

» Direct programming over register settings

The Watchdog can be triggered through

- » K-Station
- » Direct programming (i.e., writing data into one register of the CPLD)

For information about programming this feature, see the K-Station driver packet in the Kontron Customer section or contact your local sales support representative to get an application note about low level programming.

5.4 General Purpose Input and Output (GPIO)

The ETXexpress®-AI COM provides eight GPIOs that can be accessed through the module COM Express $^{\text{m}}$ connector described in the pin-out lists, in Chapter 4, "COM Connectors".

NOTE: GPIO cannot drive applications faster than 2 msec. Data transfer rates up to 1 kHz maximum are recommended.

Bit of GPIO	Function	COM Express Pin
Port0		
0	GPI0	A54
1	GPI1	A63
2	GPI2	A67
3	GPI3	A85
4	GPO0	A93
5	GPO1	B54
6	GPO2	B57
7	GPO3	В63

Table 18: GPIO COM Express Pin-Outs

5.5 Fast I²C

The ETXexpress®-AI COM integrates two configurable I^2C buses. The external I^2C clock and data signals are provided via the CPLD on COM ExpressTM connector pins B33/B34 and the (LVDS) I^2C clock and data signals from the Intel QM57 PCH are assigned to COM ExpressTM connector pins A83/A84. The I^2C interface offers full multimaster and clock stretching support.

5.6 ACPI Suspend Modes and Resume Events

The ETXexpress®-AI COM only supports the S3 state (=Save to RAM). S4 (=Save to Disk) is not supported by the BIOS (S4_BIOS) but S4_OS is supported by the following operating systems:

- » Windows XP
- » Windows Vista
- » Windows 7

Events that Resume the System from S3

- » USB keyboard (1)
- » USB mouse (1)
- » Power button
- WakeOnLan (2)

Events that Resume the System from S4/S5

- » Power button
- » WakeOnLan

NOTES: 1) The OS must support wake-up via USB devices and the baseboard must power the USB port with StandBy-Voltage

2) WakeOnLan must be enabled in the driver options

6 Design Consideration

6.1 Thermal Management

A heatsink assembly (38010-0000-99-0C02) is available from Kontron Embedded Modules for the ETXexpress®-AI COM. The heatsink fits on top of this assembly and serves as an active cooling solution.

The optimum cooling solution varies, depending on the COM ExpressTM application and environmental conditions and the module is fully functional at the full 0°C to +60°C temperature. Drawings for the active heatsink are available on request. Also, see the *PICMG COM Express*TM *Design Guide* on the PICMG website for further information about thermal management.

6.2 Onboard Fan Connector

This section describes how to connect an optional fan to the connector located directly on the ETXexpress®-AI COM.




Figure 8: Fan Connector Location and Pin-Out

The onboard fan connector (J2) is on the right top side of the PCB. The connection details are covered in the Figure 9 schematic.

Pin Description

1 FAN PWM CN


2 FAN TACH CN

3 GND

4 V 5P0

Table 19. Fan Connector (J2) Pin-Out

Figure 9: Fan Connector Schematic



Connector J2 specifications and Kontron part numbers for the components are:

- **»** Part number: (Molex) J2: 53261-0471 (Kontron PN: 301-149)
- **»** Mates with: Molex 51021-0400
- » Crimp terminals: Molex $50058-8100\ 28-32 \text{AWG}$ (bag) or Molex $50058-8000\ 28-32 \text{AWG}$ (reel)

7 System Resources

7.1 Interrupt Request (IRQ) Lines

Table 20: 8259 PIC Mode

IRQ #	Used For	Available	Comment
0	Timer0	No	
1	Keyboard	No	
2	Cascade	No	
3	External SIO - COM2	Yes (No)	Note (1)
4	External SIO - COM1	Yes (No)	Note (1)
5	PCI	For PCI	Dynamic (BIOS default)
6	External SIO	Yes (No)	Note (1)
7	External SIO - LPT1	Yes (No)	Note (1)
8	RTC	No	
9	ACPI	No	Note (2)
10	PCI	For PCI	Dynamic (BIOS default)
11	PCI	For PCI	Dynamic (BIOS default)
12	PS/2 Mouse	Yes (No)	Note (1)
13	FPU	No	
14	Primary IDE	No	Note (1)
15	PCI	For PCI	Dynamic (BIOS default)

NOTES: 1) If the "Used For" device is disabled in setup, the interrupt is available for other devices.

2) Not available if ACPI is used

Table 21: APIC Mode

IRQ #	Used For	Availab	Comment	
		le		
0	Timer0	No		
1	Keyboard	No		
2	Cascade	No		
3	External SIO - COM2	Yes (No)	Note (1)	
4	External SIO - COM1	Yes (No)	Note (1)	
5	PCI	for PCI	Dynamic (BIOS default)	
6	External SIO	Yes (No)	Note (1)	
7	External SIO - LPT1	Yes (No)	Note (1)	
8	RTC	No	Option for HPET#1 (Legacy Mode)	
9	ACPI	No	Option for SCI, TCO; Note (2)	
10	PCI	for PCI	Dynamic assignment; Option for SCI, TCO or PIRQ#	
11	PCI	for PCI	Dynamic assignment; Option for SCI, TCO or	

IRQ #	Used For	Availab	Comment
		le	
			PIRQ# or HPET#2
12	PS/2 Mouse	Yes (No)	Option for SCI, TCO, or PIRQ#, or HPET#3; Note (1)
13	FPU	No	FERR# Logic
14	SATA	Yes (No)	SATA Primary (Legacy Mode); Note(1)
15	SATA	Yes (No)	SATA Secondary (Legacy Mode); Note(1)
16	PIRQ [A]	No	Dynamic assignment; PCI IRQ line 1; Note (3)
17	PIRQ [B]	No	Dynamic assignment; PCI IRQ line 2; Note (3)
18	PIRQ [C]	No	Dynamic assignment; PCI IRQ line 3; Note (3)
19	PIRQ [D]	No	Dynamic assignment; PCI IRQ line 4; Note (3)
20	PIRQ [E]	No	Dynamic assignment; Note (3)
21	PIRQ [F]	No	Dynamic assignment; Note (3)
22	PIRQ [G]	No	Dynamic assignment; Note (3)
23	PIRQ [H]	No	Dynamic assignment; Note (3)

NOTES: 1) If the "Used For" device is disabled in setup, the interrupt is available for other devices.

- 2) Not available if ACPI is used
- 3) ACPI OS decides on the particular IRQ usage

7.2 Memory Area

The first 640 KBytes of DRAM are used as main memory. With DOS, you can address 1 MB of memory directly. Memory area above 1 MB (high memory, extended memory) is accessed under DOS via special drivers such as HIMEM.SYS and EMM386.EXE, which are part of the operating system. Please refer to the operating system documentation or special textbooks for information about HIMEM.SYS and EMM386.EXE.

Other operating systems (Linux or Windows versions) allow you to address the full memory area directly.

Upper Memory	Used for	Available	Comment
A0000h - BFFFFh	VGA Memory	No	Mainly used by graphics controller
C0000h - CFFFFh	VGA BIOS	No	Used by onboard VGA ROM
D0000h - DFFFFh		Yes	Free for shadow RAM in standard configurations
E0000h - FFFFFh	System BIOS	No	Fixed

7.3 I/O Address Map

The I/O-port addresses of the ETXexpress®-AI COM are functionally identical to those of a standard PC/AT system, so any addresses not mentioned in Table 22 should also be available. All addresses are fixed I/O ranges that are decoded by the PCH used in this module.

Table 22: I/O Address Assignments

I/O	Read Target	Write Target	Internal
Address			Unit
00h-08h	DMA Controller	DMA Controller	DMA
09h-oEh	Reserved	DMA Controller	DMA
0Fh	DMA Controller	DMA Controller	DMA
10h-18h	DMA Controller	DMA Controller	DMA
19h-1Eh	Reserved	DMA Controller	DMA
1Fh	DMA Controller	DMA Controller	DMA
20h-21h	Interrupt	Interrupt	Interrupt
	Controller	Controller	
24h-25h	Interrupt	Interrupt	Interrupt
	Controller	Controller	
28h-29h	Interrupt	Interrupt	Interrupt
	Controller	Controller	
2Ch-2Dh	Interrupt	Interrupt	Interrupt
	Controller	Controller	
2E-2F	LPC SIO	LPC SIO	Forwarded
			to LPC
30h-31h	Interrupt	Interrupt	Interrupt
	Controller	Controller	
34h-35h	Interrupt	Interrupt	Interrupt
	Controller	Controller	
38h-39h	Interrupt	Interrupt	Interrupt
	Controller	Controller	
3Ch-3Dh	Interrupt	Interrupt	Interrupt
	Controller	Controller	
40h-42h	Timer/Counter	Timer/Counter	PIT (8254)
43h	Reserved	Timer/Counter	PIT
4E-4F	LPC SIO	LPC SIO	Forwarded to LPC
50h-52h	Timer/Counter	Timer/Counter	PIT
53h	Reserved	Timer/Counter	PIT
60h	Microcontroller	Microcontroller	Forwarded to LPC
61h	NMI Controller	NMI Controller	Processor I/F
62h	Microcontroller	Microcontroller	Forwarded to LPC
64h	Microcontroller	Microcontroller	Forwarded to LPC
-66h	Microcontroller	Microcontroller	Forwarded to LPC

I/O	Read Target	Write Target	Internal
Address			Unit
70h	Reserved	NMI and RTC	RTC
		Controller	
-71h	RTC Controller	RTC Controller	RTC
72h	RTC Controller	NMI and RTC	RTC
		Controller	
73h	RTC Controller	RTC Controller	RTC
74h	RTC Controller	NMI and RTC	RTC
		Controller	
75h	RTC Controller	RTC Controller	RTC
76h	RTC Controller	NMI and RTC	RTC
		Controller	
-77h	RTC Controller	RTC Controller	RTC
80h	DMA Controller,	DMA Controller	DMA
	or LPC, or PCI	and LPC or PCI	
81h-83h	DMA Controller	DMA Controller	DMA
84h-86h	DMA Controller	DMA Controller	DMA
		and LPC or PCI	
87h	DMA Controller	DMA Controller	DMA
88h	DMA Controller	DMA Controller	CMA
		and LPC or PCI	
89h-8Bh	DMA Controller	DMA Controller	DMA
8Ch-8Eh	DMA Controller	DMA controller	DMA
		and LPC or PCI	
08Fh	DMA Controller	DMA Controller	DMA
90h-91h	DMA Controller	DMA Controller	DMA
92h	Reset Generator	Reset Generator	Processor
			I/F
93h-9Fh	DMA Controller	DMA Controller	DMA
A0h-A1h	Interrupt	Interrupt	Interrupt
	Controller	Controller	
A4h-A5h	Interrupt	Interrupt	Interrupt
	Controller	Controller	
A8h-A9h	Interrupt	Interrupt	Interrupt
	Controller	Controller	
Ach-ADh	Interrupt	Interrupt	Interrupt
	Controller	Controller	
B0h-B1h	Interrupt	Interrupt	Interrupt
	Controller	Controller	
B2h-B3h	Power Management	Power Management	Power
			Management
B4h-B5h	Interrupt	Interrupt	Interrupt
	Controller	Controller	
B8h-B9h	Interrupt	Interrupt	Interrupt
	Controller	Controller	
BCh-BDh	Interrupt	Interrupt Interrupt	
	Controller	Controller	
C0h-D1h	DMA Controller	DMA Controller	DMA
D2h-DDh	Reserved	DMA Controller	DMA
DEh-Dfh	DMA Controller	DMA Controller	DMA

I/O Address	Read Target	Write Target	Internal Unit
F0h	PCI and Master Abort ¹	FERR#/IGNNE#/Inte rrupt Controller	Processor I/F
170h-177h	SATA Controller or PCI	SATA Controller or PCI	Forwarded to SATA
1F0h-1F7h	SATA Controller or PCI	SATA Controller or PCI	Forwarded to SATA
376h	SATA Controller or PCI	SATA Controller or PCI	Forwarded to SATA
3F6h	SATA Controller or PCI	SATA Controller or PCI	Forwarded to SATA
4D0h-4D1h	Interrupt Controller	Interrupt Controller	Interrupt
CF9h	Reset Generator	Reset Generator	Processor I/F

A Read to this address will subtractively go to PCI, where it will master abort.

7.4 Peripheral Component Interconnect (PCI) Devices

All devices follow the Peripheral Component Interconnect 2.3 (PCI 2.3) and the PCI Express Base 1.0a specifications. The BIOS and OS control memory and I/O resources. Please see the PCI 2.3 specification for details.

Table 23: PCI Device IRQs

PCI Device	PCI	Interfac	Comment
	IRQ	е	
Host Bridge / Memory	None		Integrated in
Controller			processor
Graphics / Video	INTA		Integrated in
Controller			processor
USB Client Controller	INTA		Integrated in
			chipset
HD Audio Controller	INTA		Integrated in
			chipset
PCI Express Port	INTA		Integrated in
			chipset
PCI Express Port	INTB		Integrated in
			chipset
UHCI USB Controller 1	INTE		Integrated in
			chipset
UHCI USB Controller 2	INTF		Integrated in
			chipset
UHCI USB Controller 3	INTG		Integrated in
			chipset
EHCI USB Controller	INTH		Integrated in
			chipset
ISA/PATA Bridge / LPC	None		Integrated in

PCI Device	PCI IRO	Interfac e	Comment
	-11.0		
Controller			chipset
			(with Type 2
			connector only)
IDE Controller	None		Integrated in
			chipset
			(with Type 2
			connector only)
Network Controller	INTC	PCI	External i82577
		Express	
SATA	INTA	PCI	External SIL3132
		Express	

Table 24: External I²C Bus #1

I ² C	Used For	Availab	Comment	JIDA Bus
Address		le		Nr.
A0h	JIDA-EEPROM	No	EEPROM for CMOS Data	0
A2h	JIDA-EEPROM	No	EEPROM for CMOS Data	0

Table 25: LVDS I²C Bus

I ² C	Used For	Available	Comment	JIDA Bus
Address				Nr.
A0h	JILI-EEPROM	No	EEPROM for	4
			JILI Data	

8 BIOS Operation

8.1 Determining the BIOS Version

The ETXexpress®-AI COM has the next-generation AMI® Aptio BIOS installed on the onboard 8-Mbit firmware hub. The same BIOS is used for both Type 2 and Type 6 modules. To determine the BIOS version, press the Pause key on your keyboard immediately, as soon as you see text such as this example displayed in the upper left corner of your screen:

- » Aptio BIOS © 2009 American Megatrends, Inc.
- » BIOS Date: 06/14/2010 16:41:09 Ver: 2.00.1201
- » Kontron® BIOS Version <CCA1RXXX>
 © Copyright 2002-2010 Kontron

NOTE: The BIOS version can also be determined by checking the Main screen of the Aptio BIOS setup utility.

8.2 Setup Guide

The Aptio Setup Utility changes system behavior by modifying the BIOS configuration. The setup program uses a number of menus to make changes and turn features on or off.

NOTE: Selecting incorrect values may cause a system boot failure. Load setup default values to recover by pressing the <F3> key.

8.2.1Invoking the AMI® Aptio BIOS Setup Utility

To invoke the Aptio BIOS setup utility, press when the following string appears during boot-up:

Press to enter Setup

The BIOS Setup Main screen then appears.

The setup screen has several sections:

Setup Screen	Location	Function
Menu Bar	Тор	Lists and selects all top level menus.
Legend Bar	Right side Bottom	Lists setup navigation keys.
Item Specific Help Window	Right side Top	Help for selected item.
Menu Window	Left Center	Selection fields for current menu.

Kontron ETXexpress-AI User's Guide

Menu Bar

The menu bar at the top of the window lists different screens. Use the \leftarrow or \rightarrow key to make a selection.

Legend Bar

Use the keys listed on the bottom of the legend bar to make your selections or exit the current screen.

Selecting an Item

Use the \uparrow or \downarrow key to move the cursor to the field you want. Then use the + and - keys to select a value for that field. The Save Changes and Exit command in the Exit menu saves the values displayed in all the menus and exits BIOS Setup.

Displaying Sub-Screens

Use the \uparrow or \downarrow key to move the cursor to the sub-screen you want and then press <Enter>. A pointer (\blacktriangleright) marks all sub-screens.

Item-Specific Help Window

The Help window on the right side of each screen displays the Help text for the selected item. It updates as you move the cursor through each field.

General Help Window

Pressing the <F1> key brings up the General Help window that describes the legend keys and their alternates. Press <Esc> or <Enter> to exit the General Help window.

8.3 BIOS Setup

NOTE: Default Settings are in bold

8.3.1Main Menu

Platform Information

```
Aptio Setup Utility - Copyright (C) 2009 American Megatrends, Inc.
BIOS Information
BIOS Vendor
Core Version
Project Version
Build Date
                                                                                    ^!ETXe-AI Module
                                         American Megatrends
4.6.3.5
CCA1R0100 x64
                                                                                    *!Information
                                         11/09/2010 16:58:58
UnCore Information
                                        0000
12 [C2 Stepping]
8192 MB (DDR3:1067 MHz)

*!><: Select Screen
*!^v: Select Item
*!Fater: Select

Out
IGD UBIOS Version
GMCH Version
Total Memory
Memory Slot0
Memory Slot2
                                        4096 MB (DDR3)
4096 MB (DDR3)
                                                                                   *: U: Select Item
*|Enter: Select
*|+/-: Change Opt.
+|F1: General Help
+|F2: Previous Values
+|F3: Optimized Defaults
+|F4: Save ESC: Exit
System Language
                                        [English]
        Version 2.00.1201. Copyright (C) 2009 American Megatrends, Inc.
```

System Time Setting

```
Aptio Setup Utility - Copyright (C) 2009 American Megatrends, Inc.
                                                            ^|Set the Time. Use 'Tab'
+|to switch between Time
                              11/09/2010 16:58:58
  Build Date
  UnCore Information
IGD UBIOS Version
GMCH Version
                                                             +!elements.
                              0000
                              12 [C2 Stepping]
8192 MB (DDR3:1067 MHz)
  Total Memory
  Memory Slot@
Memory Slot2
                              4096 MB (DDR3)
4096 MB (DDR3)
                                                           > ETXe-AI Module Information
  System Language
                              [English]
                              [Wed 11/10/2010]
[18:00:05]
  System Date
                              Administrator
  Access Level
      Version 2.00.1201. Copyright (C) 2009 American Megatrends, Inc.
```

Features	Options	Description
System		
Language	English	Choose the system default language.
System Date		<tab>, <shift-tab>, or <enter> selects</enter></shift-tab></tab>
	[mm/dd/yyyy]	field

System Time		<tab>, <shift-tab>, or <enter> selects</enter></shift-tab></tab>
	[hh:mm:ss]	field

System Information



8.3.2Advanced Menu

Launch Storage opROM Option



Features	Options	Description
Launch	Disabled	Enable or Disable Boot Option for Legacy
Storage	Enabled	Mass Storage Devices with Option ROM


OpROM		
UDRUM		
- I		

PCI Subsystem Settings




Features	Options	Description
PCI ROM	Legacy ROM	In case of multiple Option ROMs (Legacy
Priority	EFI	and EFI Compatible), specifies what PCI
	Compatible	Option ROM to launch.
	ROM	
PCI Latency	32 PCI Bus	Value to be programmed into PCI Latency
Timer	Clocks	Timer Register.
	64 PCI Bus	
	Clocks	
	96 PCI Bus	
	Clocks	
	128 PCI Bus	
	Clocks	
	160 PCI Bus	
	Clocks	
	192 PCI Bus	
	Clocks	
	224 PCI Bus	
	Clocks	
	248 PCI Bus	
	Clocks	
VGA Palette	Disabled	Enables or Disables VGA Palette Registers
Snoop	Enabled	Snooping.
PERR#	Disabled	Enables or Disables PCI Device to
Generation	Enabled	Generate PERR#
SERR#	Disabled	Enables or Disables PCI Device to
Generation	Enabled	Generate SERR#

ACPI Settings



Features 0	ptions	Description
Enable ACPI	Disabled	Enables or Disables BIOS ACPI Auto
Auto Conf	Enabled	Configuration.
Enable	Disabled	Enables or Disables System ability to
Hibernation	Enabled	Hibernate (OS/S4 Sleep State). This
		option may not be effective with some
		OSs.
PTID Support	Disabled	PTID Support will be loaded if
	Enabled	enabled.
ACPI Sleep	Suspend	Select the highest ACPI sleep state
State	Disable	the system will enter when the SUSPEND
	S3 (Suspend	button is pressed.
	to RAM)	
S3 Video Repost	Disabled	On enabling, Video Option ROM will be
	Enabled	dispatched during S3 resume.
Native PCIE	Disabled	PCI Express Native Support
Enable	Enabled	Enable/Disable. This feature is only
		available in Vista.

Trusted Computing



Features	Options	Description
TPM Support	Disabled	Enable/disable TPM support
	Enabled	OS will not show TPM, reset of platform is required.
TPM State	Disabled	Enable/disable TPM.
	Enabled	NOTE: Your computer will reboot during
		restart in order to change the TPM state

S5 RTC Alarm Wake Settings

	Aptio Se Advan		ltility	- Copyright	(C) 2009	7 American	Megatrends,	Inc.
Wake	system	with	Fixe	[Disabled]			able or disab	
Wake	system	with	Dyna	[Disabled]		leve IS ys	stem wake on ent. When ena stem will wak ::min::sec sp	bled, se on the
						^u: Ent +/- F1: F2: F3:	: Select Scre : Select Item : Select : Change Opt : General Hel : Previous Va : Optimized I : Save ESC:	i ip ilues Defaults
	Version	2.00	0.1201.	Copyright (C> 2009 (American Me	gatrends, In	ıc.

Features	Options	Description
Wake system	Disabled	Enable /disable system wake-on-alarm event.
with Fixed	Enabled	When enabled, system will wake on the
Time		hr:min:sec specified.

Features	Options	Description
Wake system	Disabled	Enable/disable system wake on alarm event.
with	Enabled	When enabled, system will wake on the
Dynamic		<pre>current time + increase minute(s)</pre>
Time		

CPU Configuration



Features	Options	Description
New Max Non-	0	The value can be inclusively between Max
Turbo Ratio	1	Efficiency and Max Non-Turbo Ration.
	2	O = using the Max Efficiency Ratio
		0xFF = using the Max Non-TurboRatio
	255	
Power &	Submenu	
Performance		
Execute	Disabled	XD can prevent certain classes of malicious
Disable Bit	Enabled	buffer overflow attacks when combined with
		supporting OS (Windows Server 2003 SP1,
		Windows XP SP2, SuSE Linux 9.2, Red Hat
		Enterprise 3 Update 3.)
Hyper-	Disabled	Enable for Windows XP and Linux (OS
threading	Enabled	optimized for Hyper-Threading Technology)
		and Disable for other OS (OS not optimized
		for Hyper-Threading Technology
Active	All	Number of cores to enable in each processor
Processor Core	1	package.
	2	
Limit CPUID	Disabled	Disable for Windows XP
Maximum	Enabled	
Hardware	Disabled	To turn on/off the MLC streamer prefetcher.

Features	Options	Description
Prefetcher	Enabled	
Adjacent Cache	Disabled	To turn on/off prefetching of adjacent
Line	Enabled	cache lines.
Prefetcher		
Intel®	Disabled	When enabled, a VMM can utilize the
Virtualization	Enabled	additional hardware capabilities provided
Technology		by Vanderpool Technology.
Intel® Trusted	Disabled	Enable utilization of additional hardware
Execution	Enabled	capabilities provided by Intel® Trusted
Technology		Execution Technology.
		Changes require a full power cycle to take
		effect
EIST	Disabled	Enable/disable Intel SpeedStep
	Enabled	
Enhanced Debug	Disabled	Disable for normal system operation
	Enabled	Enable for test environments
Three Strike	Disabled	Enable/disable Three Strike counter.
Counter	Enabled	
AES New	Disabled	Enable/disable AES New Instruction
Instruction	Enabled	

Power and Performance Settings



Features	Options	Description	
Intel®	Disabled	Enable = allows more than two frequency	
SpeedStep™	Enabled	ranges to be supported	
Boot	Max	Select the performance state that the BIOS	
performance	Performance	will set before OS hand-off	
mode	Max Battery		
Turbo Mode	Disabled	Enable/disable processor Turbo Mode	
	Enabled	(requires EMTTM enable, too).	

Features	Options	Description
Extreme	Disabled	Enable/disable Extreme Edition support
Edition	Enabled	
C States	Disabled	Enable/disable CPU Power management
	Enabled	Enable = allows CPU to go to C state when
		it not 100% utilized
Enhanced C-	Disabled	Enable/disable C1E
States	Enabled	Enable = CPU will switch to the minimum
		speed when all cores enter C-State
CPU C6	Disabled	Enable/disable CPU C6(APCI C3) report to
report	Enabled	OS
Interrupt	Disabled	Enable = only the core that is the
Filtering	Enabled	destination of the interrupt while in the
		C3/C6 will not be notified of the
		transition to the CO.
		Disable = all cores that are in C3/C6 will
		be notified of the transition

Management Engine (ME) Technology Settings



Features	Options	Description
End of POST	Disabled	Enable/disable End of POST message sent to
Message	Enabled	ME.

Thermal Configuration Settings

Thermal Configuration Settings: CPU Thermal Configuration

Aptio Setup Utility Advanced	- Copyright (C) 2009 American Megatrends, Inc.
DTS TM1 TM2 Bi-directional PROCHO ACPI 3.0 T-States	[Enabled] [Enabled] [Enabled] [Enabled] [Disabled]	If disabled, EC will be used to read CPU temperature. If enabled, individial CPU core temperature will be read from CPU.
		X: Select Screen 'V: Select Item Enter: Select +/-: Change Opt. F1: General Help F2: Previous Values F3: Optimized Defaults F4: Save ESC: Exit
Version 2.00.1201.	Copyright (C)	2009 American Megatrends, Inc.

Features	Options	Description
DTS	Disabled	Disable = EC will be used to read CPU
	Enabled	temperature
	Critical	Enable = individual CPU core temperature
	Temp	will be read from CPU.
	Reporting	
	(Out of	
	spec)	
TM1	Disabled	Enable/disable thermal monitor1
	Enabled	
TM2	Disabled	Enable/disable thermal monitor2
	Enabled	

Bi-directional	Disabled	When the processor thermal sensor trips
PROCHOT#	Enabled	(either core), the PROCHOT# will be driven
		If bi-direction is enabled, external
		agents can drive PROCHOT# to throttle the
		processor.
APCI 3.0 T-	Disabled	Enable/disable ACPI 3.0 T-states
States	Enabled	

Thermal Configuration Settings: Platform Thermal Configuration



Features	Options	Description
Critical Trip	100 C	This value controls the
Point	55 C	temperature of the ACPI Critial
	60 C	Trip Point - the point at which
		the OS will shut the system off.
		NOTE 100C is the Plan Of Record
		(POR) for all Intel mobile
	119C	processors.
Passive Trip	55 C	This value controls the
Point	60 C	temperature of the ACPI Passive
	65 C	Trip Point - the point in which
		the OS will begin throttling the
	95 C	processor.
	119 C	
Passive TC1	1	This value sets the TC1 value
Value		for the ACPI Passive Cooling
		Formula. Range 1 - 16
Passive TC2	5	This value sets the TC2 value
Value		for the ACPI Passive Cooling
		Formula. Range 1 - 16


Passive TSP	10	This item sets the TSP value for
	10	
Value		the ACPI Passive Cooling
		Formula. It represents in tenths
		of a second how often the OS
		will read the temperature when
		passive cooling is enabled.
		Range 2 - 32
ME SMBus	Disabled	Enable/disable ME SMBus Thermal
Thermal Repo	Enabled	Reporting Configuration
SMBus Buffer	1	SMBus Block Read message length
Length	2	for EC
	5	
	20	
Thermal	Disabled	Enable Packet Error Checking
Reporting EC	Enabled	(PEC) for SMBus Block Read
PEC		
Select slots	No TS on DIMM	Enable temperature reporting for
with TS on	TS on DIMM in Slot	slots with TS on DIMM. Note:
DIMMs	SODIMM0	SODIMMO is the one closer to
	TS on DIMM in Slot	CPU.
	SODIMM1	
	TS on DIMM in Slot	
	SODIMMO and SODIMM1	
MCH Temp Read	Disabled	MCH Temperature Read Enable
	Enabled	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
PCH Temp Read	Disabled	PCH Temperature Read Enable
_	Enabled	-
CPU Energy	Disabled	CPU Energy Read Enable
Read	Enabled	
CPU Temp Read	Disabled	CPU Temperature Read Enable
	Enabled	
Alert Enable	Disabled	Lock all Alert Enable settings
Lock	Enabled	

Thermal Configuration Settings: Intelligent Power Sharing




Features	Options	Description
Intelligent	Disabled	Intelligent Power Sharing
Power Sharing	Enabled	configuration menu
CPU Turbo	Disabled	CPU turbo enable or disable
	Enabled	
PPEC Config	0	Processor Power Error Correction
IPS Policy	DRIVER	Platform BIOS policy preference
	PROCESSOR	
	BALANCED	
	GRAPHICS	
Core Temp	Disabled	Core temperature limit
Limit	Enabled	
Processor	Disabled	Max processor power clamp
Power Limit	Enabled	
Core Power	Disabled	Max core power clamp
Limit	Enabled	
Run Time	EC uses SMBus	Choose runtime interface for PCH
Interface	BIOS uses MMIO	communication

Thermal Configuration Settings: DPPM Configuration




Port 80h Settings: Port 80h Redirection




Features	Options	Description
Port 80h	LPC Bus	Control where the Port 80h
Redirection	PCI Bus	cycles are sent

USB Configuration



Features	Options	Description
Legacy USB	Enabled	Enable = legacy USB support.
Support	Disabled	Auto = disables legacy support
	Auto	if no USB devices are connected
		Disable = keep USB devices
		available only for EFI
		applications.
EHCI Hands-	Disabled	This is a workaround for OSs
off	Enabled	without EHCI hand-off support
		The EHCI ownership change should
		be claimed by the EHCI driver
USB transfer	1 sec	The time-out value for Control,
time-out	5 sec	Bulk and Interrupt transfers
	10 sec	
	20 sec	
USB Beep	Disabled	Enable/disable the beep during
Message	Enabled	USB device enumeration.
Device reset	10 sec	Selects USB mass storage device
time-out	20 sec	Start Unit command time-out.
	30 sec	
	40 sec	
Device power-	Auto	Maximum time the device will
up delay	Manual	take before it properly reports
		itself to the host controller.
		Auto = use default value: for a
		Root port the delay is 100ms,
		for a Hub port the delay is
		taken from the Hub descriptor.

AMT Configuration



Features	Options	Description
Intel AMT	Disabled	Enable/disable Intel® Active
	Enabled	Management Technology BIOS
		Extension.
		NOTE: iAMT H/W is always
		enabled. This option just
		controls the BIOS extension
		execution.
Intel AMT	Disabled	Enable/disable Intel AMT Setup
Setup Prompt	Enabled	Prompt to wait for hot-key to
		enter setup.
Intel AMT SPI	Disabled	Enable/disable Intel AMT SPI
Protect	Enabled	write protect.
Intel AMT	Disabled	Enable/disable Intel AMT
Password	Enabled	Password Write. Enable =
Write Enable		Password is writeable
HECI Timeout	Disabled	Enable/disable HECI Timeout for
	Enabled	Send/Read Message and Wait for
		Initialization.
AMT Wait	0	Set timer to wait before sending
Timer		ASF_GET_BOOT_OPTIONS.
ASF	Disabled	Enable/disable Alert
	Enabled	Specification Format.
Activate	Disabled	Trigger CIRA boot
Remote	Enabled	
Assistance		
Process		
Un-Configure	Disabled	Un-Configure ME without
ME	Enabled	password.
Hide Un-	Disabled	Hide Un-Configure ME without
Configure ME	Enabled	password Confirmation Prompt
Confirmation		
Prompt		

MEBx Debug	Disabled	Enable MEBx debug message
Message	Enabled	output.
Output		
Verbose MEBx	Disabled	Enable/disable Verbose Mebx
Output	Enabled	Output.
USB Configure	Disabled	Enable/disable USB Configure
	Enabled	function.
PET Progress	Disabled	Enable/disable PET event
	Enabled	progress to receive PET events
		or not.
WatchDog	Disabled	Enable/disable WatchDog timer.
	Enabled	
KVM Feature	Disabled	Enable/disable KVM feature.
	Enabled	
Me FW	Disabled	Enable/disable Me FW Downgrade
Downgrade	Enabled	function.

Super I/O W83627HF Configuration: Serial Port 1 Configuration




Features	Options	Description
Serial Port	Disabled	Enable /disable Serial Port
	Enabled	(COM).
Change	Auto	Select an optimal setting for
Settings	IO=3F8h; IRQ=4;	Super IO Devices
	IO=3F8h;	
	IRQ=3,4,5,6,7,10,11,12;	
	IO=2F8h;	
	IRQ=3,4,5,6,7,10,11,12;	
	IO=3E8h;	
	IRQ=3,4,5,6,7,10,11,12;	
	IO=2E8h;	
	IRQ=3,4,5,6,7,10,11,12;	

Super I/O W83627HF Configuration: Serial Port 2 Configuration

Serial Port2 Confi	guration	Enable or Disable
Serial Port	[Disabled]	Serial Port (COM).
		X: Select Screen X: Select Item Enter: Select +/-: Change Opt. F1: General Help F2: Previous Values
		F3: Optimized Defaults F4: Save ESC: Exit

Features	Options	Description
Serial Port	Disabled	Enable /disable Serial Port
	Enabled	(COM).
Change	Auto	
Settings	IO=3F8h; IRQ=4;	
	IO=3F8h;	
	IRQ=3,4,5,6,7,10,11,12;	
	IO=2F8h;	Select an optimal setting for
	IRQ=3,4,5,6,7,10,11,12;	Super IO Devices
	IO=3E8h;	
	IRQ=3,4,5,6,7,10,11,12;	
	IO=2E8h;	
	IRQ=3,4,5,6,7,10,11,12	

Super I/O W83627HF Configuration: Parallel Port Configuration



Features	Options	Description
Parallel	Disabled	Enable /disable Parallel
Port	Enabled	Port(LPT/LPTE).
Device Mode	STD Printer Mode	Change the printer port mode
	SPP Mode	
	EPP-1.9	
	EPP-1.7	
	ECP Mode	
	ECP and EPP 1.9 Mode	
	ECP and EPP 1.7 Mode	

Serial Port Console Redirection

COMØ Console Redirection [Enabled] Console Redirection Settings COM4(Pci Dev22,Func3) Console Redirection [Disabled] Console Redirection Settings	Console Redirection Enable or Disable.
Serial Port for Out-of-Band Management/ Windows Emergency Management Services (EMS) Console Redirection [Disabled] Out-of-Band Mgmt Port [COMO] Data Bits 8 Parity None Stop Bits 1 Terminal Type [UT-UTF8]	>: Select Screen 'v: Select Item Enter: Select +/-: Change Opt. F1: General Help F2: Previous Values F3: Optimized Defaults F4: Save ESC: Exit

Features	Options	Description
COMO Console	Disabled	Enable /disable Console
Redirection	Enabled	Redirection
COMO Console	Submenu	The settings specify how the
Redirection		host computer and the remote
Settings		computer (which the user is
		using) will exchange data.
		Both computers should have
		the same or compatible
		settings.
COM4 Console	Disabled	Enable /disable Console
Redirection	Enabled	Redirection
COM4 Console	Submenu	The settings specify how the
Redirection		host computer and the remote
Settings		computer (which the user is
		using) will exchange data.
		Both computers should have
		the same or compatible
		settings.

Windows EMS	Disabled	Enable /disable Console
Console	Enabled	Redirection
Redirection		
Out-of-Band	COM0	Microsoft Windows Emergency
Mgmt Port	COM4(PCI Dev22, Func3)	Management Services (EMS) for
		remote management of a
		Windows Server OS through a
		serial port.

Console Redirection Settings



Features	Options	Description
Terminal	VT100	Emulation: ANSI Extended
Type	VT100+	ASCII char set.
	VT-UTF8	VT100: ASCII char set.
	ANSI	VT100+: Extents VT100 to
		support color, function keys,
		etc.
		VT-UTF8: Uses UTF8 encoding
		to map Unicode chars onto 1
		or more
Bits per	9600	Select serial port
second	19200	transmission speed. The speed
	57600	must be matched on the other
	115200	side. Long or noisy lines may
		require lower speeds.
Data Bits	7	Data Bits
	8	

Parity	None	A parity bit can be sent with
	Even	the data bits to detect some
	Odd	transmission errors. Even:
	Mark	parity bit is 0 if the number
	Space	of the 1s in the data bits is
		even. Odd: parity bit is 0 if
		number of 1s in the data bits
		is odd.
Stop Bits	1	Stop bits indicate the end of
	2	a serial data packet. (A
		start bit indicates the
		beginning). The standard
		setting is 1 stop bit.
		Communication with slow
		devices may require more than
		1.
Flow Control	None	Flow control can prevent data
	Hardware RTS/CTS	loss from buffer overflow.
	Software Xon/Xoff	When sending data, if the
		receiving buffers are full, a
		'stop' signal can be sent to
		stop the data flow. Once the
		buffers are empty, , then a
		'start' signal can be sent to
		re-start the flow of data.
		Hardware flow control uses
		two wires for sending the
		'stop' and 'start' signals.
		Software flow control uses
		ASCII characters sending the
		'stop' and 'start' signals.
		The use of ASCII characters
		slows down the data flow and
		can be problematic if binary
		data is being transferred.
Resolution	Disabled	Enable/disable extended
100x31	Enabled	terminal resolution
Legacy OS	80x24	On legacy OSs, the number of
Redirection	80x25	rows and columns supported
Resolution		with redirection


Network Stack

ADT7462 H/W Monitor: General Purpose Register

Aptio Setup Utility Advanced	y - Copyright (C)	2009 American Megatrends, Inc.
Enable General Purpos	[Enabled]	Enable General Purpose
General Purpose I/O S		
GPO 0 GPO 1 GPO 2 GPO 3	[FOM] [FOM] [FOM]	
GPI Ø GPI 1 GPI 2 GPI 3	TOM TOM TOM	X: Select Screen Yu: Select Item Enter: Select +/-: Change Opt. F1: General Help F2: Previous Values F3: Optimized Defaults F4: Save ESC: Exit
Version 2.00.1201.	. Copyright (C) 2	009 American Megatrends, Inc.

Features	Options	Description
Enable	Disabled	Enable General Purpose I/O
General	Enabled	
Purpose I/O		
GPO 0	HIGH	
	LOW	
GPO 1	HIGH	
	LOW	
GPO 2	HIGH	
	LOW	
GPO 3	HIGH	
	LOW	

WatchDog Timer



Features	Options	Description
Enable Watch	Disabled	Enable Watch Dog Timer
Dog Timer	Enabled	
Reset Enable	Disabled	Timeout Reset System
	Enabled	
PCI SERR#	Disabled	Timeout Asserts PCI SERR#
Enable	Enabled	
Timeout	Disabled	Initial Timeout Delay
Delay	5 Seconds	
	10 Seconds	
	1 Minute	
	15 Minute	
Timeout	Disabled	Timeout interval
Interval	5 Seconds	
	10 Seconds	
	1 Minute	
	15 Minute	

8.3.3Chipset

Chipset Menu


Features	Options	Description
Enable NB	Disable	Enable NB Compatible Revision
CRID	Enable	ID
Enable SB	Disable	Enable SB Compatible Revision
CRID	Enable	ID
ICH CRID Key	1D - CRID #1	ICH Compatible Revision ID
(Hex)	2D - CRID #2	key value
MCH CRID Key	69 - CRID #1	MCH Compatible Revision ID
(Hex)		key value

North Bridge Configuration



Features	Options	Description
Max TOLUD	Dynamic	Maximum Value of TOLUD.
	2GBytes	Dynamic assignment adjusts
	2.25GBytes	TOLUD automatically based on
	2.5GBytes	largest MMIO length of
		installed graphic controller
	3.25GBytes	
Graphics	31	Graphics turbo IMON current
Turbo IMON C		values supported (14-31)
Primary	Auto	Selects either IGD/PEG/PCI
Display	IGD	Graphics device to be Primary
	PEG	Display or selects SG for
	PCI	switchable graphics.
	SG	

North Bridge Configuration Settings: Common North Bridge Control



Features	Options	Description
Stop Grant	Auto	Automatic/manual stop grant
Configuration	Manual	configuration
VT-d	Disabled	Check to enable VT-d function
	Enabled	on MCH.

Common North Bridge Control Settings: PEG Port Configuration

	ility - Copyright (C) : hipset	2009 American Megatrends, Inc.
PEGØ PEG1 Always Enable PEG Force X1 ASPM Automatic ASPM Extended Synch MCH Turbo MCH Temp Read MCH Limit	x16 Gen1 Not Present [Disabled] [Disabled] [Enabled] [Auto] [Disabled] [Enabled] [Enabled] [Enabled] [Disabled]	To enable the PEG slot.
Holl Hille	LDISABIERI	:X: Select Screen :^v: Select Item :Enter: Select !+/-: Change Opt. :F1: General Help :F2: Previous Values :F3: Optimized Defaults :F4: Save ESC: Exit
Version 2.00.	1201. Copyright (C) 20	09 American Megatrends, Inc.


Features	Options	Description
Always	Enabled	Enable/disable PEG slot.
Enable PEG	Disabled	
Force X1	Enabled	Force PEG link to retrain to
	Disabled	X1 mode.
ASPM	Enabled	Control ASPM support for the
	Disabled	PEG device. This has no
		effect if PEG is not the
		currently active device.
Automatic	Manual	Automatically enable ASPM
ASPM	Auto	based on reported
		capabilities and known
		issues.
Extended	Disabled	Enable PCIe Extended
Synch	Enabled	Synchronization for logic
		analyzer use.
MCH Turbo	Disabled	Enable/disable MCH Turbo
	Enabled	
MCH Temp	Disabled	Enable/disable MCH
Read	Enabled	temperature read
MCH Limit	Disabled	Enable/disable MAC MCH Power
	Enabled	Clamp

North Bridge Settings: IGD/Dev07

Features	Options	Description
CHAP	Disabled	Enable/Disable GMCH CHAP
Device(B0:D7:F0)	Enabled	Device.
SSVID WorkAround	Disabled	Enable/Disable SSVID
	Enabled	WorkAround

NOTE: System features traditionally controlled by either the north bridge or south bridge chipset components now have been distributed between the Intel® Core™ i7/i5 processor and the QM57 PCH have distributed. Control via the processor or the PCH is indicated in the headings for the BIOS screen shorts provided below.


North Bridge Settings: IGD - LCD Control



Features	Options	Description
DVMT Pre-	32M	Select DVMT 5.0 Pre-Allocated
Allocated	64M	(fixed) Graphics Memory size
	128M	used by the Internal Graphics
		Device (IGD)
DVMT Total	128M	Select DVMT 5.0 Total Graphic
Gfx Memory	256M	Memory size used by the
	MAX	Internal Graphics Device
		(IGD)
Render	Disabled	Enable/disable render standby
Standby	Enabled	support.
IGD - Boot	VBIOS Default	Select the video device to be
Type	CRT	activated during POST. This
	LFP	has no effect if external
	CRT + LFP	graphics present.
	LFP-SDVO	5 -1 1
	EFP2	
	EFP3	
	EFP	
	CRT + LFP-SDVO	
	CRT + EFP	
LCD Panel	VBIOS Default	Select LCD panel used by
Type	800x600 LVDS	Internal Graphics Device by
	1024x768 LVDS	selecting the appropriate
	1280x1024 LVDS	setup item
	2040x1536 LVDS	
Panel	Auto	Select the LCD panel scaling
Scaling	Force Scaling	option used by the Internal
	Off	Graphics Device (IGD)
	Maintain Aspect Ratio	
Backlight	PWM Inverted	Backlight control setting
Control	PWM Normal	
	GMBus Inverted	
	GMBus Normal	
BIA	Auto	Auto: GMCH Use VBT default;
	Disabled	Level n" Enable with Selected
	Level 1	Aggressiveness Level.
	Level 2	
	Level 3	
	Level 4	
mr.71 C: 3	Level 5	
TV1 Standard	VBIOS Default VBIOS Default	
TV2 Standard		Walid and Fan ACDT
ALS Support	Enabled Disabled	Valid only for ACPI
	DISOUTED	Legacy = ALS Support through
		the IGD INIT10 function
		ACPI = ALS support through an
		ACPI ALS driver

Gfx Low	Enabled	Valid only for SFF
Power Mode	Disabled	
Active LFP	No LVDS	Select the Active LFP
	Int-LVDS	configuration
	SDVO LVDS	No LVDS: VBIOS does not
	eDP Port-A	enable LVDS.
	eDP Port-D	Int-LDVS: VBIOS enables LDVS
		driver by Integrated encoder.
		SDVO LVDS: VBIOS enables LDVS
		driver by SDVO.
Panel Color	18 Bits	Select the LFP Panel Color
Depth	24 Bits	Depth

North Bridge Settings: MRC/QPI Options



Features	Options	Description
QPI	Auto	QPI Frequency selections
Frequency	3.200 GT	
	4.800 GT	
	• • •	
	Disabled	
Memory	Auto	Maximum Memory Frequency
Frequency	800	selections in MHz
	1066	
	1333	
Mirror Port	Disabled	Disable/Enable Mirror Port
	Enabled	

South Bridge Configuration Settings

```
Aptio Setup Utility - Copyright (C) 2009 American Megatrends, Inc.


Chipset

SB PCH options
USB Configuration
SATA Configuration
PCI Express Configuration
PCI-to-PCI Bridge

> ** Select Screen
** Select Item
Enter: Select
** Change Opt.
F1: General Help
F2: Previous Values
F3: Optimized Defaults
F4: Save ESC: Exit

| Version 2.00.1201. Copyright (C) 2009 American Megatrends, Inc.
```


South Bridge Settings: PCH Options



Features	Options	Description
PCH LAN	Enabled	Enable/disable onboard NIC
Controller	Disabled	
Wake on LAN	Enabled	Enable/disable integrated LAN
Enable	Disabled	to wake the system
PXE ROM	Enabled	Enable/disable PXE Option ROM
	Disabled	execution for onboard LAN

Definition Audio Auto Controller Disabled = HAD is unconditionally disabled Enabled = HAD is unconditionally enabled Auto = HAD is enabled if present, and disabled if not Benabled Enabled Enable/disable HAD Docking Support Enabled Enabled Enable/disable HAD Docking Support Enabled Enable/disable Power Enable Enable Enabled Enable/disable Power Enable Enabled Enable/disable Power Enable Enabled Enable/disable internal HDMI codec Enabled Enable/disable internal HDMI codec Enabled Enable/disable the PCH Display Disabled Enable/disable the PCH Display Disabled Enable/disable the PCH Display logic Enabled Display logic Enabled Enable/disable the CLKRUN# logic Enabled Enable/disable the High Precision Enabled Enable/disable the High Precision Event Timer Boot Time Disabled Enable/disable Boot time calculation with High Precision Event Timer Clock Spread Disabled Enable/disable Boot time Clock Spread Spectrum Feature State After Power On State Spread Spectrum feature State After Power Off State When power is re-applied And State) Set NAND Disabled Enabled Option to override NAND Management Overrride Fanabled management to allow driver or 3rd party software to configure the NAND module	High	Disabled	Enable/disable HAD docking
Disabled = HAD is unconditionally disabled Enabled = HAD is unconditionally enabled Enabled = HAD is unconditionally enabled Auto = HAD is enabled if present, and disabled if not Enable disabled if not Enabled Support Enabled Support of Audio Controller Enable Enabled Enabled Management capability of Audio Controller. HDA Internal Disabled Enabled Enable/disable internal HDMI codec Enabled Codec for HDA Disabled Enabled Display logic Enabled Display logic Enabled Display logic Enabled Enable/disable the PCH logic Enabled Enable/disable the FCH logic Enabled Enable/disable the High Precision Enabled Enable/disable the High Precision Enabled Enable / Gisable the High Precision Enabled Enable / Sabled Enable /	Definition	Enabled	support for the audio
unconditionally disabled Enabled = HAD is unconditionally enabled Auto = HAD is enabled if present, and disabled if not HDA Docking Support Enabled Enable / Gisable the PCH Display logic ELKRUN# Disabled Enabled Enable / Gisable the ELKRUN# Enabled Enable / Gisable the High Precision Event Timer Enabled Enabled Enable / Gisable Boot time Calculation with High Precision Event Timer Clock Spread Spectrum Enabled Spread Spectrum feature State After Power On State Specify what state to go to When power is re-applied after a power failure (G3 state) Set NAND Disabled Enabled Management Enabled Management to allow driver or Overrride Enabled Enabled Management to allow driver or Overrride Enabled Enabled Management to allow driver or Overrride Enabled Enabled Enabled Enabled Option to override NAND Management Enabled Ena	Audio	Auto	controller
Enabled = HAD is unconditionally enabled Auto = HAD is enabled if present, and disabled if present, and disabled if not Brabled Enable/disable HAD Docking Support Enabled Support of Audio Controller Enable Enabled Enable/disable Power Enable Enabled Enable/disable Power Management capability of Audio Controller. HDA Internal Disabled Enable/disable internal HDMI Enable/disable internal HDMI Codec Enabled Codec for HDA Display Disabled Enable/disable the PCH Display Disabled Enable/disable the PCH Display logic Enabled Display logic Enabled Display logic Enabled Precision Enabled Enable/disable the High Precision Event Timer Boot Time Disabled Enable/disable Boot time Calculation with High Precision Event Timer Boot Time Disabled Enable/disable Boot time Calculation with High Precision Event Timer Clock Spread Spectrum Enabled Spread Spectrum feature Spectrum Enabled Spread Spectrum feature State After Power On State Specify what state to go to Specify what state to go to Power Off State When power is re-applied after a power failure (G3 state) Set NAND Disabled Management to allow driver or 3rd party software to configure the NAND module			Disabled = HAD is
unconditionally enabled Auto = HAD is enabled if present, and disabled if not HDA Docking Support			unconditionally disabled
Auto = HAD is enabled if present, and disabled if not HDA Docking Disabled Enable/disable HAD Docking Support of Audio Controller HAD PME Disabled Enable/disable Power Enable Enabled Management capability of Audio Controller. HDA Internal Disabled Enable/disable internal HDMI codec Enabled codec for HDA Display Disabled Enable/disable the PCH logic Enabled Display logic CLKRUN# Disabled Enable/disable the CLKRUN# logic Enabled logic to stop the PCI clocks High Disabled Enable / disable the High Precision Enabled Precision Event Timer Boot Time Disabled Enable/disable Boot time with HPET Enabled Enable/disable Clock chi Spectrum Enabled Spread Spectrum feature State After Power On State Specify what state to go to G3 Power Off State when power is re-applied Last State after a power failure (G3 state) Set NAND Disabled Management to allow driver or Overrride Enabled Management to allow driver or			Enabled = HAD is
HDA Docking Disabled Enable/disable HAD Docking Support Enabled Support of Audio Controller HAD PME Disabled Enable/disable Power Enable Enabled Management capability of Audio Controller. HDA Internal Disabled Enable/disable internal HDMI codec Enabled Codec for HDA Display Disabled Enable/disable the PCH logic Enabled Display logic CLKRUN# Disabled Enable/disable the CLKRUN# logic Enabled logic to stop the PCI clocks High Disabled Enable/disable the High Precision Enabled Precision Event Timer Timer Boot Time Disabled Enable/disable Boot time calculation with High Precision Event Timer Clock Spread Disabled Enable/disable Clock chi Spectrum Enabled Spread Spectrum feature State After Power On State Specify what state to go to When power is re-applied after a power failure (G3 state) Set NAND Disabled management to allow driver or Overrride Enabled management to allow driver or 3rd party software to configure the NAND module			unconditionally enabled
HDA Docking Support Enabled Support of Audio Controller HAD PME Disabled Enable Enable Enable Enable Enabled Enabled Enabled Enable/disable Power Management capability of Audio Controller. HDA Internal HDMI codec Enabled Disabled Enable/disable internal HDMI Codec for HDA Display Disabled Enable/disable the PCH Display logic CLKRUN# Disabled Display logic CLKRUN# Disabled Enable/disable the PCI clocks High Disabled Enable / Disable & Disabled Enable / Disable & Disable / Di			Auto = HAD is enabled if
Support Enabled Support of Audio Controller HAD PME Disabled Enable/disable Power Enable Enabled Management capability of Audio Controller. HDA Internal Disabled Enable/disable internal HDMI codec Enabled codec for HDA Display Disabled Enable/disable the PCH Logic Enabled Display logic CLKRUN# Disabled Enable/disable the CLKRUN# Logic Enabled logic to stop the PCI clocks High Disabled Enable / disable the High Precision Event Timer Boot Time Disabled Enable/disable Boot time calculation with High Precision Event Timer Boot Time Disabled Enable/disable Clock chi Spectrum Enabled Spread Spectrum feature State After Power On State Specify what state to go to When power is re-applied after a power failure (G3 state) Set NAND Disabled Management to allow driver or Overrride Nand management to allow driver or 3rd party software to configure the NAND module			present, and disabled if not
HAD PME Enabled Enabled Management capability of Audio Controller. HDA Internal Disabled Enable/disable internal HDMI codec Enabled codec for HDA Display Disabled Enable/disable the PCH logic Enabled Display logic CLKRUN# Disabled Enable/disable the CLKRUN# logic Enabled logic to stop the PCI clocks High Disabled Enable / disable the High Precision Enabled Precision Event Timer Timer Boot Time Disabled Enable/disable Boot time with HPET Enabled calculation with High Timer Precision Event Timer Clock Spread Disabled Enable/disable Clock chi Spectrum Enabled Spread Spectrum feature State After Power On State Specify what state to go to G3 Power Off State when power is re-applied Last State after a power failure (G3 state) Set NAND Disabled Management to allow driver or Overrride Overrride Management to allow driver or 3rd party software to configure the NAND module	HDA Docking	Disabled	Enable/disable HAD Docking
Enable Enable Enabled Enabled Enabled Management capability of Audio Controller. HDA Internal HDMI codec Enabled Enabled Display Disabled Enabled Enable/disable the PCH Display logic CLKRUN# Disabled Enabled Display logic CLKRUN# Disabled Enable/disable the CLKRUN# Logic Enabled Display logic Enabled Enable/disable the CLKRUN# Logic Enabled Enable/disable the High Precision Enabled Enable / Disable the High Precision Event Timer Boot Time Boot Time Disabled Enable / Calculation with High Precision Event Timer Clock Spread Disabled Enable/disable Boot time Clock Spread Spectrum feature State After Power On State Specify what state to go to When power is re-applied Last State after a power failure (G3 state) Set NAND Disabled Enabled Management Overrride Enabled Management to allow driver or Overrride Timer Disabled Management Overrride Enabled Management to allow driver or Overrride Disabled Management Option to override NAND Management Overrride Enabled Management to allow driver or Overrride Disabled Management Option to override NAND Management Overrride	Support	Enabled	Support of Audio Controller
Audio Controller. HDA Internal Disabled Enable/disable internal HDMI codec Enabled codec for HDA Display Disabled Enable/disable the PCH logic Enabled Display logic CLKRUN# Disabled Enable/disable the CLKRUN# logic Enabled logic to stop the PCI clocks High Disabled Enable / disable the High Precision Enabled Precision Event Timer Boot Time Disabled Enable/disable Boot time with HPET Enabled calculation with High Timer Precision Event Timer Clock Spread Disabled Enable/disable Clock chi Spectrum Enabled Spread Spectrum feature State After Power On State Specify what state to go to G3 Power Off State when power is re-applied Last State after a power failure (G3 state) Set NAND Disabled Option to override NAND Management Overrride Sard party software to configure the NAND module	HAD PME	Disabled	Enable/disable Power
HDA Internal Disabled Enable/disable internal HDMI codec Enabled codec for HDA Display Disabled Enable/disable the PCH logic Enabled Display logic CLKRUN# Disabled Enable/disable the CLKRUN# logic Enabled logic to stop the PCI clocks High Disabled Enable / disable the High Precision Event Timer Boot Time Disabled Enable/disable Boot time with HPET Enabled calculation with High Precision Event Timer Clock Spread Disabled Enable/disable Clock chi Spectrum Enabled Spread Spectrum feature State After Power On State Specify what state to go to G3 Power Off State when power is re-applied after a power failure (G3 state) Set NAND Disabled Management Disabled Management to allow driver or 3rd party software to configure the NAND module	Enable	Enabled	Management capability of
HDMI codec Enabled codec for HDA Display Disabled Enable/disable the PCH logic Enabled Display logic CLKRUN# Disabled Enable/disable the CLKRUN# logic Enabled logic to stop the PCI clocks High Disabled Enable / disable the High Precision Enabled Precision Event Timer Boot Time Disabled Enable/disable Boot time with HPET Enabled calculation with High Timer Precision Event Timer Clock Spread Disabled Enable/disable Clock chi Spectrum Enabled Spread Spectrum feature State After Power On State Specify what state to go to G3 Power Off State when power is re-applied Last State after a power failure (G3 state) Set NAND Disabled Option to override NAND Management Enabled management to allow driver or Overrride Override NAND module			Audio Controller.
Display Display	HDA Internal	Disabled	Enable/disable internal HDMI
logic Enabled Display logic CLKRUN# Disabled Enable/disable the CLKRUN# logic Enabled logic to stop the PCI clocks High Disabled Enable / disable the High Precision Enabled Precision Event Timer Boot Time Disabled Enable/disable Boot time with HPET Enabled calculation with High Timer Precision Event Timer Clock Spread Disabled Enable/disable Clock chi Spectrum Enabled Spread Spectrum feature State After Power On State Specify what state to go to G3 Power Off State when power is re-applied after a power failure (G3 state) Set NAND Disabled Option to override NAND Management Enabled management to allow driver or Overrride Srd party software to configure the NAND module	HDMI codec	Enabled	codec for HDA
CLKRUN# Disabled Enable/disable the CLKRUN# logic Enabled logic to stop the PCI clocks High Disabled Enable /disable the High Precision Enabled Precision Event Timer Boot Time Disabled Enable/disable Boot time calculation with High Precision Event Timer Clock Spread Disabled Enable/disable Clock chi Spectrum Enabled Spread Spectrum feature State After Power On State Specify what state to go to Power Off State when power is re-applied after a power failure (G3 state) Set NAND Disabled Option to override NAND Management Enabled management to allow driver or Override Square to configure the NAND module	Display	Disabled	Enable/disable the PCH
logic Enabled logic to stop the PCI clocks High Disabled Enable / disable the High Precision Enabled Precision Event Timer Boot Time Disabled Enable/disable Boot time with HPET Enabled calculation with High Timer Precision Event Timer Clock Spread Disabled Enable/disable Clock chi Spectrum Enabled Spread Spectrum feature State After Power On State Specify what state to go to G3 Power Off State when power is re-applied Last State after a power failure (G3 state) Set NAND Disabled Option to override NAND Management Enabled management to allow driver or Overrride 3rd party software to configure the NAND module	logic	Enabled	Display logic
High Disabled Enable /disable the High Precision Enabled Precision Event Timer Boot Time Disabled Enable/disable Boot time with HPET Enabled calculation with High Precision Event Timer Clock Spread Disabled Enable/disable Clock chi Spectrum Enabled Spread Spectrum feature State After Power On State Specify what state to go to G3 Power Off State when power is re-applied Last State after a power failure (G3 state) Set NAND Disabled Option to override NAND Management Enabled management to allow driver or Overrride 3rd party software to configure the NAND module	CLKRUN#	Disabled	Enable/disable the CLKRUN#
Precision Timer Boot Time With HPET Enabled Disabled Enable/disable Boot time Clock Spread Spectrum Enabled Spectrum Enabled Spectrum Enabled Spectrum State After Power On State G3 Power Off State Last State Last State Set NAND Disabled Set NAND Management Overrride Precision Event Timer Enable/disable Clock chi Spread Spectrum feature Specify what state to go to when power is re-applied after a power failure (G3 state) Option to override NAND management to allow driver or 3rd party software to configure the NAND module	logic	Enabled	logic to stop the PCI clocks
Timer Boot Time	High	Disabled	Enable /disable the High
Boot Time Disabled Enable/disable Boot time with HPET Enabled calculation with High Timer Precision Event Timer Clock Spread Disabled Enable/disable Clock chi Spectrum Enabled Spread Spectrum feature State After Power On State Specify what state to go to Power Off State when power is re-applied Last State after a power failure (G3 state) Set NAND Disabled Option to override NAND Management Enabled management to allow driver or Overrride 3rd party software to configure the NAND module	Precision	Enabled	Precision Event Timer
with HPET Enabled calculation with High Timer Precision Event Timer Clock Spread Disabled Enable/disable Clock chi Spectrum Enabled Spread Spectrum feature State After Power On State Specify what state to go to when power is re-applied after a power failure (G3 state) Set NAND Disabled Option to override NAND Management Enabled management to allow driver or Overrride 3rd party software to configure the NAND module	Timer		
Timer Clock Spread Disabled Enable/disable Clock chi Spectrum Enabled Spread Spectrum feature State After Power On State Fower Off State Last State Set NAND Disabled Disabled Disabled Option to override NAND Management Overrride Timer Enabled Enabled Precision Event Timer Enabled Spread Spectrum feature Specify what state to go to when power is re-applied after a power failure (G3 state) Set NAND Disabled Option to override NAND management to allow driver or 3rd party software to configure the NAND module	Boot Time	Disabled	Enable/disable Boot time
Clock Spread Disabled Enable/disable Clock chi Spectrum Enabled Spread Spectrum feature State After Power On State Specify what state to go to G3 Power Off State when power is re-applied after a power failure (G3 state) Set NAND Disabled Option to override NAND Management Enabled management to allow driver or Overrride 3rd party software to configure the NAND module	with HPET	Enabled	calculation with High
Spectrum Enabled Spread Spectrum feature State After Power On State Specify what state to go to When power is re-applied after a power failure (G3 state) Set NAND Disabled Option to override NAND Management Enabled management to allow driver or 3rd party software to configure the NAND module	Timer		Precision Event Timer
State After Power On State Specify what state to go to Power Off State when power is re-applied After a power failure (G3 state) Set NAND Disabled Option to override NAND Management Enabled management to allow driver or Overrride 3rd party software to configure the NAND module	Clock Spread	Disabled	Enable/disable Clock chi
G3 Power Off State when power is re-applied after a power failure (G3 state) Set NAND Disabled Option to override NAND management Enabled management to allow driver or 3rd party software to configure the NAND module	Spectrum	Enabled	Spread Spectrum feature
Last State after a power failure (G3 state) Set NAND Disabled Option to override NAND Management Enabled management to allow driver or Overrride 3rd party software to configure the NAND module	State After	Power On State	Specify what state to go to
Set NAND Disabled Option to override NAND Management Enabled management to allow driver or Overrride 3rd party software to configure the NAND module	G3	Power Off State	when power is re-applied
Set NAND Disabled Option to override NAND Management Enabled management to allow driver or Overrride 3rd party software to configure the NAND module		Last State	after a power failure (G3
Management Enabled management to allow driver or Overrride 3rd party software to configure the NAND module			state)
Overrride 3rd party software to configure the NAND module	Set NAND	Disabled	_
configure the NAND module	Management	Enabled	management to allow driver or
	Overrride		3rd party software to
			configure the NAND module
after POST			after POST

South Bridge Settings: USB Configuration



Features	Options	Description
EHCI 1	Disabled	Enable/disable the USB EHCI
	Enabled	(USB 2.0) functions. One EHCI
		controller must always be
		enabled.
EHCI 2	Disabled	Enable/disable the USB EHCI
	Enabled	(USB 2.0) functions. One EHCI
		controller must always be
		enabled.
USB Ports	Disabled	Enable/disable control of
Per-Port	Enabled	each of the USB ports (0~9)
Disable		
Control		
USB Port #N	Disabled	Enable/disable USB port
Disable	Enabled	
USB RMH mode	Disabled	Enable/disable PCH USB Rate
	Enabled	Matching Hubs mode

South Bridge Settings: SATA Device Configuration

Aptio Setup Utility Chipse		C) 2009 American Megatrends, Inc.
SATA Controller(s) SATA Mode Selection	[Enabled] [IDE]	Enable/Disable SATA Device.
Serial ATA Port 0 Software Preserve Serial ATA Port 1 Software Preserve Serial ATA Port 2 Software Preserve Serial ATA Port 3	Empty Unknown Empty Unknown Empty Unknown Empty	
Software Preserve Serial ATA Port 4 Software Preserve	Unknown Empty Unknown	><: Select Screen ^v: Select Item Enter: Select +/-: Change Opt.
PATA Bridge	[Disabled]	F1: General Help F2: Previous Values
Acoustic Power Mgmt > Misc Configuration	[Disabled]	F3: Optimized Defaults F4: Save ESC: Exit
Version 2.00.1201	. Copyright (C)	2009 American Megatrends, Inc.


Features	Options	Description
SATA	Disabled	Enable/Disable SATA device
Controller(s)	Enabled	
SATA Mode	IDE	Determines how SATA
Selection	AHCI	controller(s) operate
	RAID	
PATA Bridge	Disabled	Enable/disable SATA-to-PATA
	Enabled	Bridge
Acoustic	Disabled	Enable/disable HDD acoustic
Power Mgmt	Enabled	power management

Miscellaneous Configuration Options




Features	Options	Description
HDD Acoustic	Enabled	Enable/disable HDD Acoustic
Power	Disabled	Power Management
Management		
DiPM	Enabled	Enable/disable DiPM
	Disabled	

ACHI Mode



Features	Options	Description
Hot Plug	Disabled	Enable/disable this port as
	Enabled	Hot Pluggable.
Port	Disabled	Enable/disable this port to
Multiplier	Enabled	support port multiplier.
Aggressive	Disabled	Select the lower link power
Link Power	Partial Mode	state the PCH will
Mode Select	Slumber Mode	aggressively enter.
Spin Up	Disabled	On an edge detect from O to
Device	Enabled	1, the PCH starts a COMRESET
		initialization sequence to
		the device.

RAID Mode




Features	Options	Description
RAID0	Disabled	Enable/disable RAIDO feature
	Enabled	
RAID1	Disabled	Enable/disable RAID1 feature
	Enabled	
RAID10	Disabled	Enable/disable RAID10 feature
	Enabled	
RAID5	Disabled	Enable/disable RAID5 feature
	Enabled	
Intel Rapid	Disabled	Enable/disable Intel Rapid
Recovery	Enabled	Recovery
Technology		
OPOM UI and	Disabled	Enable = the OROM UI is
BANNER	Enabled	shown
		Disable = no OROM banner or
		information will be displayed
HDD Unlock	Disabled	If enabled, indicates that
	Enabled	the HDD password unlock in
		the OS is enabled.
LED Locate	Disabled	If enabled, indicates that
	Enabled	the LED/SGPIO hardware is
		attached and ping to locate
		feature is enabled on the OS.
IRRT Only on	Disabled	If enabled, only the IRRT
eSATA	Enabled	volume can span internal and
		eSATA drives
		If disabled, any RAID volume
		can span internal and eSATA
		drives.

PCI Express Configuration

Aptio Setup Utility - Cop Chipset	yright (C) 2009 American Megatrends, Inc.
PCI Express Clock Gat IEnal DMI Link ASPM Control ILOSI PCI Express Root Port 1 PCI Express Root Port 2 PCI Express Root Port 3 PCI Express Root Port 4 PCI Express Root Port 5 PCI Express Root Port 6	
	X: Select Screen ^v: Select Item Enter: Select +/-: Change Opt. F1: General Help F2: Previous Values F3: Optimized Defaults F4: Save ESC: Exit
Version 2.00.1201. Copyr	ight (C) 2009 American Megatrends, Inc.


Features	Options	Description	
PCI Express	Disabled	Enable/disable PCI Express	
Clock Gating	Enabled	clock gating for each root	
		port.	
DMI Link	Disabled	Active State Power Management	
ASPM Control	LOs	control on both NB side and	
	L0sL1	SB side of the DMI Link.	

PCI Express Configuration Settings: PCI Express Root Port



Features	Options	Description	
PCI Express	Disabled	Enable/disable control of the	
Root Port	Enabled	PCI Express Root Port	
Automatic	Disabled	Automatically enable ASPM	
ASPM	LOs	based on reported	
	L1	capabilities and known issues	
	L0sL1		
	Auto		
URR	Disabled	Enable/disable PCI Express	
	Enabled	Unsupported Request	
		Reporting.	
FER	Disabled	Enable/disable PCI Express	
	Enabled	Device Fatal Error Reporting	
NFER	Disabled	Enable/disable PCI Express	
	Enabled	Device Non-Fatal Error	
		Reporting	
CER	Disabled	Enable/disable PCI Express	
	Enabled	Device Correctable Error	
		Reporting	
CTO	Disabled	Enable/disable PCI Express	
	Enabled	Completion Timer TO	
SEFE	Disabled	Enable/disable Root PCI	
	Enabled	Express System Error on Fatal	
		Error	
SENFE	Disabled	Enable/disable Root PCI	
	Enabled	Express System Error on Non-	
		Fatal Error	
SECE	Disabled	Enable/disable Root PCI	
	Enabled Express System E		
		Correctable Error	
PME SCI	Disabled	Enable/disable PCI Express	
	Enabled	PME SCI	
Hot Plug	Disabled	Enable/disable PCI Express	
	Enabled	Hot Plug	
Subtractive	Disabled	Enable/disable PCI Express	
Decode	Enabled	Subtractive Decode	
Extra Bus	0	Extra bus reserved (0-7) for	
Reserved		bridge behind this root	
		bridge	
Reserved	10 Reserved memory and		
Memory		prefetchable memory (1-20MB)	
		range for this root bridge	
Reserved I/O	4	Reserved I/O	
		(4K/8K/12K/16K/20K) range for	
		this root bridge	


PCI Express Root Port: PCI-to-PCI Bridge



Features	Options	Description
Extra Bus	0	Extra Bus Reserved (0-7) for
Reserved		bridges behind this root
		bridge

8.3.4Boot


Boot Configuration



Features	Options	Description	
Quiet Boot	Disabled	Enable/disable Quiet Boot	
	Enabled	option	
Fast Boot	Disabled	Enable/disable boot with	
	Enabled	initialization of a minimal	
		set of devices required to	
		launch active boot option	
		Has no effect for BBS boot	
		options	
UEFI Boot	Disabled	Enable/disable UEFI boot for	
	Enabled	disks	
Setup Prompt	2	Number of seconds to wait for	
Timeout		setup activation key	
		65535(0xFFFF) means	
		indefinite waiting	
		0 means no wait (not	
		recommended)	
Bootup	On	Select the keyboard NumLock	
NumLock	Off	state	
State			
GateA20	Upon Request	Upon Request = GA20 can be	
Active	Always	disabled using BIOS services	
		Always = do not allow	
		disabling GA20	
		(this option is useful when	
		any RT code is executed above	
		1MB)	
Option ROM	Force BIOS	Set display mode for Option	
Messages	Keep Current	ROM	
Interrupt 19	Disabled	Enabled = allows option ROMs	
Capture	Enabled	to trap Int 19	
Boot USB HDD	Disabled	Enabled = allows USB HDD to	
First	Enabled boot first		
Hard Drive		Set the order of the legacy	
BBS		devices in this group	
Priorities			
Add New Boot		Add a new EFI boot option to	
Option		the boot order	
Delete Boot		Remove an EFI boot option	
Option		from the boot order	


8.3.5Security

Security Password Options



8.3.6Save and Exit Setup

Save and Exit



Features	Options	Description
Save Changes and		Exit system setup after saving
Exit		the changes.
Discard Changes and		Exit system setup without saving
Exit		any changes
Save Changes and		Reset the system after saving
Reset		the changes

Discard Changes and	Reset system setup without	
Reset	saving any changes	
Save Changes	Save changes made so far to any	
	of the setup options	
Discard Changes	Discard changes made so far to	
	any of the setup options	
Restore Defaults Restore/Load Defaults values		
	all the setup options	
Save as User	Save the changes made so far as	
Defaults	User Defaults	
Restore User Restore the User Defaults to		
Defaults the setup options		
Launch EFI Shell	Attempts to Launch EFI Shell	
for filesystem	application (Shellx64.efi) from	
device one of the available file sys		
	devices	
Save Changes and Exit system setup after savi		
Exit	the changes	

8.4 vPro Functionality

The components of vPro supported by the ETXexpress-AI BIOS are as follows:

- » AMT (Active Management Technology) v6.0
- » TXT (Trusted Execution Technology)
- » VT (Virtualization Technology)
- » GbE (Gigabit Ethernet)
- » Dual Core (or better) CPU

NOTE: All of these features have been tested and Kontron is awaiting the results of Intel's vPro compliance testing and subsequest marking as "vPro Capable".

9 Appendix A: JIDA Standard

Every board with an on-board BIOS extension supports the following function calls, which supply information about the board. Jumptec Intelligent Device Architecture (JIDA) functions are called via Interrupt 15h. Functions include:

- » AH=Eah
- » AL=function number
- » DX=4648h (security word)
- » CL=board number (starting with 1)

The interrupt returns a $CL\Box 0$ if a board with the number specified in CL does not exist. CL will equal 0 if the board number exists. In this case, the content of DX determines if the operation was successful. DX=6B6Fh indicates success; other values indicate an error.

9.1 JIDA Information

To obtain information about boards that follow the JIDA standard, use the following procedure.

- » Call Get BIOS ID with CL=1. The name of the first device installed will be returned. If you see the result Board exists (CL=0), increment CL, and call Get BIOS ID again.
- » Repeat until you see Board not present ($CL\square 0$). You now know the names of all boards within your system that follow the JIDA standard.
- You can find out more information about a specific board by calling the appropriate inquiry function with the board's number in CL.

NOTE: Association between board and board number may change because of configuration changes. Do not rely on any association between board and board number. Always use the procedure described above to determine the association between board and board number.

Refer to the JIDA manual in the jidailxx.zip folder, which is available from the Kontron Web site, for further information on implementing and using JIDA calls with C sample code.

10 Appendix B: Architecture Information

The following sources of information can help you better understand PC architecture.

10.1 Buses

10.1.1 ISA, Standard PS/2 - Connectors

- » AT Bus Design: Eight and Sixteen-Bit ISA, E-ISA and EISA Design, Edward Solari, Annabooks, 1990, ISBN 0-929392-08-6
- » AT IBM Technical Reference Vol. 1&2, 1985
- » ISA & EISA Theory and Operation, Edward Solari, Annabooks, 1992, ISBN
 0929392159
- » ISA Bus Specifications and Application Notes, Jan. 30, 1990, Intel
- » ISA System Architecture, Third Edition, Tom Shanley and Don Anderson, Addison-Wesley Publishing Company, 1995, ISBN 0-201-40996-8
- » Personal Computer Bus Standard P996, Draft D2.00, Jan. 18, 1990, IEEE Inc
- » Technical Reference Guide, Extended Industry Standard Architecture Expansion Bus, Compaq 1989

10.1.2 PCI/104

- » Embedded PC/104 Consortium The consortium provides information about PC/104 and PC/104-Plus technology. You can search for information about the consortium on the Web.
- » PCI-SIG The PCI-SIG provides a forum for its ~900 member companies, who develop PCI products based on the specifications that are created by the PCI-SIG. You can search for information about the SIG on the Web.
- » PCI & PCI-X Hardware and Software Architecture & Design, Fifth Edition, Edward Solari and George Willse, Annabooks, 2001, ISBN 0-929392-63-9.
- » PCI System Architecture, Tom Shanley and Don Anderson, Addison-Wesley, 2000, ISBN 0-201-30974-2.

10.2 General PC Architecture

- » Embedded PCs, Markt&Technik GmbH, ISBN 3-8272-5314-4 (German)
- » Hardware Bible, Winn L. Rosch, SAMS, 1997, 0-672-30954-8
- » Interfacing to the IBM Personal Computer, Second Edition, Lewis C. Eggebrecht, SAMS, 1990, ISBN 0-672-22722-3

- The Indispensable PC Hardware Book, Hans-Peter Messmer, Addison-Wesley, 1994, ISBN 0-201-62424-9
- The PC Handbook: For Engineers, Programmers, and Other Serious PC Users, Sixth Edition, John P. Choisser and John O. Foster, Annabooks, 1997, ISBN 0-929392-36-1

10.3 Ports

10.3.1 RS-232 Serial

- » EIA-232-E standard
 - The EIA-232-E standard specifies the interface between (for example) a modem and a computer so that they can exchange data. The computer can then send data to the modem, which then sends the data over a telephone line. The data that the modem receives from the telephone line can then be sent to the computer. You can search for information about the standard on the Web
- » RS-232 Made Easy: Connecting Computers, Printers, Terminals, and Modems, Martin D. Seyer, Prentice Hall, 1991, ISBN 0-13-749854-3
- » National Semiconductor: The Interface Data Book includes application notes. Type "232" as search criteria to obtain a list of application notes. You can search for information about the data book on National Semiconductor's Web site.

10.3.2 Serial ATA

» Serial AT Attachment (ATA) Working Group This X3T10 standard defines an integrated bus interface between disk drives and host processors. It provides a common point of attachment for systems manufacturers and the system. You can search for information about the working group on the Web. We recommend you also search the Web for information on 4.2 I/O cable, if you use hard disks in a DMA3 or PIO4 mode.

10.3.3 USB

» USB Specification

USB Implementers Forum, Inc. is a non-profit corporation founded by the group of companies that developed the Universal Serial Bus specification. The USB-IF was formed to provide a support organization and forum for the advancement and adoption of Universal Serial Bus technology. You can search for information about the standard on the Web.

10.4 Programming

» C Programmer's Guide to Serial Communications, Second Edition, Joe Campbell, SAMS, 1987, ISBN 0-672-22584-0

- » Programmer's Guide to the EGA, VGA, and Super VGA Cards, Third Edition, Richard Ferraro, Addison-Wesley, 1990, ISBN 0-201-57025-4
- » The Programmer's PC Sourcebook, Second Edition, Thom Hogan, Microsoft Press, 1991, ISBN 1-55615-321-X
- » Undocumented PC, A Programmer's Guide to I/O, CPUs, and Fixed Memory Areas, Frank van Gilluwe, Second Edition, Addison-Wesley, 1997, ISBN 0-201-47950-8

11 Appendix C: Document Revision History

Revision	Date	Changes
0.5	10-May-10	Initial review draft
0.8	6-July-10	Second draft with review comments and new source material added
0.85	22-July-10	Updates to pin-out tables, addition of current rev limitations, and various other updates through out the document.
1.0	15-Dec-10	First production version
1.1	20-Jan-11	Updated production version. Updates to USB, Graphics and BIOS sections.
1.2	8-Apr-11	Update to Table 10 - Pin D57

Corporate Offices

Europe, Middle East,	North America	Asia Pacific
Oskar-von-Miller-Str. 1 85386 Eching/Munich Germany Tel.: +49 (0)8165/ 77 777 Fax: +49 (0)8165/ 77 219 info@kontron.com	14118 Stowe Drive Poway, CA 92064- 7147 USA Tel.: +1 888 294 4558 Fax: +1 858 677 0898 info@us.kontron.com	17 Building, Block #1, ABP. 188 Southern West 4th Ring Beijing 100070, P.R.China Tel.: + 86 10 63751188 Fax: + 86 10 83682438 info@kontron.cn