Microarchitecture

(Single Cycle Processor)

Acknowledgment: Slides are adapted from Harris and Harris textbook instructor's material

Introduction

- Microarchitecture: how to implement an architecture in hardware
- Processor:
 - Datapath: functional blocks
 - Control: control signals

Application Software	programs
Operating Systems	device drivers
Architecture	instructions registers
Micro- architecture	datapaths controllers
Logic	adders memories
Digital Circuits	AND gates NOT gates
Analog Circuits	amplifiers filters
Devices	transistors diodes
Physics	electrons

Microarchitecture

- Multiple implementations for the same architecture:
 - Single-cycle: Each instruction executes in a single cycle
 - Multicycle: Each instruction is broken into series of shorter steps
 - Pipelined: Each instruction broken up into series of steps & multiple instructions execute at once


RISC-V Processor

- Consider **subset** of RISC-V instructions:
 - R-type ALU instructions:
 - add, sub, and, or, slt
 - Memory instructions:
 - lw, sw
 - Branch instructions:
 - beq

Architectural State

- Defines the state of the program during execution
- Determines everything about a processor
- RISC-V elements include
 - PC
 - 32 registers
 - Memory
 - + specific control registers / flags
- Core dump file records architectural state at certain point in time

RISC-V Architectural State Elements



- Asynchronous read / synchronous write for memories
- Multi-ported register file
- Separate memory for instructions and data for now (will discuss how it fits store-program concept later)

Single-Cycle RISC-V Processor

• Datapath: Functional units where data are stored and processed

• Control: What generates control inputs to functional units

Example Program


- Design datapath
- View example program executing

Example Program:

Address	Inst	ructi	on		Type			Field	ds		Ma	chine Language
0x1000 L7:	lw	x6,	-4 (:	x9)	I	imm _{11:0} 11111111	11100	rs1 01001	f3 010	rd 00110	op 0000011	FFC4A303
0x1004	SW	x6,	8 (x	9)	S	imm _{11:5} 000000	rs2 00110	rs1 01001	f3 010	im m_{4:0} 01000	op 0100011	0064A423
0x1008	or	x4,	x5,	x6	R	funct7 0000000	rs2 00110	rs1 00101	f3 110	rd 00100	op 0110011	0062E233
0x100C	beq	x4,	x4,	L7	В	$ imm_{12,10:5} $ 1111111	rs2 00100	rs1 00100	f3 000	im m _{4:1,11} 10101	op 1100011	FE420AE3


Single-Cycle Datapath: Iw fetch

STEP 1: Fetch instruction



Single-Cycle Datapath: Iw Reg Read


STEP 2: Read source operand (**rs1**) from RF



Single-Cycle Datapath: lw immediate

STEP 3: Extend the immediate


"Steps" are not necessarily sequential. Step 3 is concurrent with Step 2



Single-Cycle Datapath: lw Address

STEP 4: Compute the memory address


ALUControl _{2:0}	Function
000	add
001	subtract
010	and
011	or
101	SLT



Address Instruction				Field	N	Machine Language		
		_	$imm_{11:0}$	rs1	f3 rd	ор		
0x1000 L7:	$1w \times 6, -4 (\times 9)$) [111111111100	01001	010 001	110 0000011	FFC4A303	


Single-Cycle Datapath: Iw Mem Read

STEP 5: Read data from memory and write it back to register file



Single-Cycle Datapath: lw Increment

STEP 6: Determine address of next instruction



14

Example Program

Let's extend the datapath to enable execution of other (core) instructions

Example Program:


Address	Address Instruction		Type Fields					Machine Language		
0x1000 L7:	lw x6, -	4 (x9) I	im m _{11:0} 11111111	1100	rs1 01001	f3 010	rd 00110	op 0000011	FFC4A303	
0x1004	sw x6, 8	(x9) S	im m _{11:5} 0 0 0 0 0 0 0	rs2 00110	rs1 01001	f3 010	im m _{4:0} 01000	op 0100011	0064A423	
0x1008	or x4, x	5, x6 R	funct7	rs2 00110	rs1 00101	f3 110	rd 00100	op 0110011	0062E233	
0x100C	beq x4, x	4, L7 B	$\frac{\text{im}\text{m}_{12,10:5}}{1111111}$	rs2	rs1 00100	f3 000	im m _{4:1,11} 10101	op 1100011	FE420AE3	

Single-Cycle Datapath: sw

- Immediate: now in {instr[31:25], instr[11:7]}
- Add control signals: ImmSrc, MemWrite

What is slower, RF or Extend unit?

Is Rs2 read when executing lw? Is it written to memory? Is something written to RF when executing sw?




Address	Instruction	Type		Field	s	Machine Langua			
0x1004	sw x6, 8(x9)	S	imm _{11:5} rs2 0000000 0011			op 0100011	0064A423		


16 UCSB ECE 154A

MemWrite

Single-Cycle Datapath: Immediate

ImmSrc	ImmExt	Instruction Type
0	{{20{instr[31]}}, instr[31:20]}	I-Type
1	{{20{instr[31]}}, instr[31:25], instr[11:7]}	S-Type






Single-Cycle Datapath: R-type

- What does the output of Extend unit represent?
- rs2, rd field positions help

- Read from rs1 and rs2 (instead of imm)
- Write ALUResult to rd

ALUControl _{2:0}	Function
000	add
001	subtract
010	and
011	or
101	SLT




Address Instruction Ty			Type	Fields Machine					chine Language			
0x1008	or	×4.	x5.	×6	R	funct7	10-	151	f3	rd 00100	op 0110011	0062E233

Single-Cycle Datapath: beq


Calculate target address: PCTarget = PC + ImmExt

ALUControl _{2:0}	Function
000	add
001	subtract
010	and
011	or
101	SLT




Single-Cycle Datapath: ImmExt


ImmSrc _{1:0}	ImmExt	Instruction Type
00	{{20{instr[31]}}, instr[31:20]}	I-Type
01	{{20{instr[31]}}, instr[31:25], instr[11:7]}	S-Type
10	{{19{instr[31]}}, instr[31], instr[7], instr[30:25], instr[11:8], 1'b0}	В-Туре



Single-Cycle RISC-V Processor




Single-Cycle Control




Single-Cycle Control: Main Decoder

ор	Instr.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
3	lw							
35	sw							
51	R-type	-						
99	beq							




Review: ALU

ALUControl _{2:0}	Function
000	add
001	subtract
010	and
011	or
101	SLT




Review: ALU

ALUControl _{2:0}	Function
000	add
001	subtract
010	and
011	or
101	SLT




Single-Cycle Control: ALU Decoder




Single-Cycle Control: ALU Decoder

ALUOp	funct3	op ₅ , funct7 ₅	Instruction	ALUControl _{2:0}
00	X	Х	lw, sw	000 (add)
01	Х	Х	beq	001 (subtract)
10	000	00, 01, 10	add	000 (add)
	000	11	sub	001 (subtract)
	010	Х	slt	101 (set less than)
	110	Х	or	011 (or)
	111	X	slt	010 (and)



Example: and

ор	Instruct	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
51	R-type	1	XX	0	0	0	0	10



and x5, x6, x7

Extended Functionality: I-Type ALU

Enhance the single-cycle processor to handle I-Type ALU instructions: addi, andi, ori, and slti


- Similar to R-type instructions
- But second source comes from immediate
- Change ALUSrc to select the immediate
- And *ImmSrc* to pick the correct immediate

Extended Functionality: I-Type ALU

ор	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
3	lw	1	00	1	0	1	0	00
35	sw	0	01	1	1	X	0	00
51	R-type	1	XX	0	0	0	0	10
99	beq	0	10	0	0	X	1	01
19	I-type	1	00	1	0	0	0	10

Extended Functionality: addi

ор	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
19	I-type	1	00	1	0	0	0	10



UCSB ECE 154A


31

Extended Functionality: jal

Enhance the single-cycle processor to handle jal


- Similar to beq
- But jump is always taken
 - PCSrc should be 1
- Immediate format is different
 - Need a new ImmSrc of 11
- And jal must compute PC+4 and store in rd
 - Take PC+4 from adder through ResultMux


Extended Functionality: jal



Extended Functionality: ImmExt

ImmSrc _{1:0}	ImmExt	Instruction Type
00	{{20{instr[31]}}, instr[31:20]}	I-Type
01	{{20{instr[31]}}, instr[31:25], instr[11:7]}	S-Type
10	{{19{instr[31]}}, instr[31], instr[7], instr[30:25], instr[11:8], 1'b0}	B-Type
11	{{12{instr[31]}}, instr[19:12], instr[20], instr[30:21], 1'b0}	J-Type





S-Type								
31:25	24:20	19:15	14:12	11:7	6:0			
imm _{11:5}	rs2	rs1	funct3	imm _{4:0}	op			
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits			




Extended Functionality: jal

ор	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp	Jump
3	lw	1	00	1	0	01	0	00	0
35	sw	0	01	1	1	XX	0	00	0
51	R-type	1	XX	0	0	00	0	10	0
99	beq	0	10	0	0	XX	1	01	0
19	I-type	1	00	1	0	00	0	10	0
111	jal	1	11	X	0	10	X	XX	1

Extended Functionality: jal

op	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp	Jump
11	. jal	1	11	X	0	10	X	XX	1




Processor Performance

Program Execution Time

- = (#instructions)(cycles/instruction)(seconds/cycle)
- = # instructions x CPI x T_C

Single-Cycle Processor Performance



 T_C limited by critical path (**1w**)

Single-Cycle Processor Performance

Single-cycle critical path:


$$T_{c_single} = t_{pcq_PC} + t_{\text{mem}} + \max[t_{RF\text{read}}, \, t_{dec} + t_{ext} + t_{\text{mux}}] + t_{\text{ALU}} + t_{\text{mem}} + t_{\text{mux}} + t_{RF\text{setup}}$$

- Typically, limiting paths are:
 - memory, ALU, register file

- So,
$$T_{c_single} = t_{pcq_PC} + t_{mem} + t_{RFread} + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$$

= $t_{pcq_PC} + 2t_{mem} + t_{RFread} + t_{ALU} + t_{mux} + t_{RFsetup}$

Timing for LW Instruction



Single-Cycle Processor Performance

Element	Parameter	Delay (ps)
Register clock-to-Q	$t_{pcq \ PC}$	40
Register setup	$t_{ m setup}$	50
Multiplexer	$t_{ m mux}$	30
AND-OR gate	$t_{ m AND-OR}$	20
ALU	$t_{ m ALU}$	120
Decoder (Control Unit)	$t_{ m dec}$	25
Extend unit	$t_{ m ext}$	35
Memory read	$t_{ m mem}$	200
Register file read	$t_{RF\mathrm{read}}$	100
Register file setup	t_{RF} setup	60

$$T_{c_single} = t_{pcq_PC} + 2t_{mem} + t_{RFread} + t_{ALU} + t_{mux} + t_{RFsetup}$$
=

Single-Cycle Processor Example

Program with 100 billion instructions:

Execution Time = # instructions x CPI x T_C