All Programmable 7 Series
Product Tables and Product Selection Guide

ARTIX.⁷ KINTEX.⁷ VIRTEX.⁷

XILINX
ALL PROGRAMMABLE™

Artix®-7 FPGAs

Artix®-7 FPGAs
Optimized for Lowest Cost and Lowest Power Applications
(1.0V, 0.95V, 0.9V)

	Part Number	XC7A15T	XC7A35T	XC7A50T	XC7A75T	XC7A100T	XC7A200T
Logic Resources	Logic Cells	16,640	33,280	52,160	75,520	101,440	215,360
	Slices	2,600	5,200	8,150	11,800	15,850	33,650
	CLB Flip-Flops	20,800	41,600	65,200	94,400	126,800	269,200
Memory Resources	Maximum Distributed RAM (Kb)	200	400	600	892	1,188	2,888
	Block RAM/FIFO w/ ECC (36 Kb each)	25	50	75	105	135	365
	Total Block RAM (Kb)	900	1,800	2,700	3,780	4,860	13,140
Clock Resources	CMTs (1 MMCM + 1 PLL)	5	5	5	6	6	10
I/O Resources	Maximum Single-Ended I/O	250	250	250	300	300	500
	Maximum Differential I/O Pairs	120	120	120	144	144	240
Embedded Hard IP Resources	DSP Slices	45	90	120	180	240	740
	PCIe® Gen2[1]	1	1	1	1	1	1
	Analog Mixed Signal (AMS) / XADC	1	1	1	1	1	1
	Configuration AES / HMAC Blocks	1	1	1	1	1	1
	GTP Transceivers (6.6 Gb/s Max Rate)[2]	4	4	4	8	8	16
Speed Grades	Commercial	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2
	Extended	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3
	Industrial	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L

	Package[3],[4]	Dimensions (mm)	Available User I/O: 3.3V SelectIO™ HR I/O (GTP Transceivers)					
	CPG236	10 x 10	106 (2)	106 (2)	106 (2)			
	CSG324	15 x 15	210 (0)	210 (0)	210 (0)	210 (0)	210 (0)	
	CSG325	15 x 15	150 (4)	150 (4)	150 (4)			
	FTG256	17 x 17	170 (0)	170 (0)	170 (0)	170 (0)	170 (0)	
	SBG484 / SBV484	19 x 19						285 (4)
Footprint Compatible	FGG484	23 x 23	250 (4)	250 (4)	250 (4)	285 (4)	285 (4)	
	FBG484 / FBV484	23 x 23						285 (4)
Footprint Compatible	FGG676	27 x 27				300 (8)	300 (8)	
	FBG676 / FBV676	27 x 27						400 (8)
	FFG1156 / FFV1156	35 x 35						500 (16)

XMP086 (v4.7)

CPG: 0.5 mm Wire-bond chip-scale; **CSG**: 0.8 mm Wire-bond chip-scale; **FTG**: 1.0 mm Wire-bond fine-pitch; **SBG / SBV**: 0.8 mm Lidless flip-chip; **FGG**: 1.0 mm Wire-bond fine-pitch;
FBG / FBV 1.0 mm Lidless flip-chip; **FFG / FFV**: 1.0 mm Flip-chip fine-pitch

Notes: 1. Supports PCI Express Base 2.1 specification at Gen1 and Gen2 data rates.
2. Represents the maximum number of transceivers available. Note that the majority of devices are available without transceivers. See the Package section of this table for details.
3. Leaded package option available for all packages. See DS180, *7 Series FPGAs Overview* for details.
4. Device migration is available within the Artix-7 family for like packages but is not supported between other 7 series families.

Ξ XILINX ➤ ALL PROGRAMMABLE.™

Kintex®-7 FPGAs

Kintex®-7 FPGAs
Optimized for Best Price-Performance
(1.0V, 0.95V, 0.9V)

		XC7K70T	XC7K160T	XC7K325T	XC7K355T	XC7K410T	XC7K420T	XC7K480T
	Part Number	XC7K70T	XC7K160T	XC7K325T	XC7K355T	XC7K410T	XC7K420T	XC7K480T
	EasyPath™ Cost Reduction Solutions[1]	—	—	XCE7K325T	XCE7K355T	XCE7K410T	XCE7K420T	XCE7K480T
Logic Resources	Slices	10,250	25,350	50,950	55,650	63,550	65,150	74,650
	Logic Cells	65,600	162,240	326,080	356,160	406,720	416,960	477,760
	CLB Flip-Flops	82,000	202,800	407,600	445,200	508,400	521,200	597,200
Memory Resources	Maximum Distributed RAM (Kb)	838	2,188	4,000	5,088	5,663	5,938	6,788
	Block RAM/FIFO w/ ECC (36 Kb each)	135	325	445	715	795	835	955
	Total Block RAM (Kb)	4,860	11,700	16,020	25,740	28,620	30,060	34,380
Clock Resources	CMTs (1 MMCM + 1 PLL)	6	8	10	6	10	8	8
I/O Resources	Maximum Single-Ended I/O	300	400	500	300	500	400	400
	Maximum Differential I/O Pairs	144	192	240	144	240	192	192
Integrated IP Resources	DSP48 Slices	240	600	840	1,440	1,540	1,680	1,920
	PCIe® Gen2[2]	1	1	1	1	1	1	1
	Analog Mixed Signal (AMS) / XADC	1	1	1	1	1	1	1
	Configuration AES / HMAC Blocks	1	1	1	1	1	1	1
	GTX Transceivers (12.5 Gb/s Max Rate)	8	8	16	24	16	32	32
Speed Grades	Commercial	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2
	Extended	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3
	Industrial	-1, -2	-1, -2, -2L	-1, -2, -2L	-1, -2, -2L	-1, -2, -2L	-1, -2, -2L	-1, -2, -2L

	Package[3]	Dimensions (mm)	Available User I/O: 3.3V HR I/O, 1.8V HP I/Os (GTX)					
Footprint Compatible	FBG484 / FBV484	23 x 23	185, 100 (4)	185, 100 (4)				
	FBG676 / FBV676	27 x 27	200, 100 (8)	250, 150 (8)	250, 150 (8)		250, 150 (8)	
	FFG676 / FFV676	27 x 27		250, 150 (8)	250, 150 (8)		250, 150 (8)	
Footprint Compatible	FBG900 / FBV900	31 x 31			350, 150 (16)		350, 150 (16)	
	FFG900 / FFV900	31 x 31			350, 150 (16)		350, 150 (16)	
	FFG901 / FFV901	31 x 31				300, 0 (24)		380, 0 (28)	380, 0 (28)
	FFG1156 / FFV1156	35 x 35						400, 0 (32)	400, 0 (32)

XMP085 (v3.8)

FBG / FBV: 1.0 mm Lidless flip-chip; **FFG / FFV:** 1.0 mm Flip-chip fine-pitch

Notes: 1. EasyPath™ solutions provide a fast and conversion-free path for cost reduction.
2. Hard block supports PCI Express Base 2.1 specification at Gen1 and Gen2 data rates. Gen3 supported with soft IP.
3. See DS180, *7 Series FPGAs Overview* for package details.

Virtex®-7 FPGAs

XILINX.

		Optimized for Highest System Performance and Capacity (1.0V)										
	Part Number	XC7V585T	XC7V2000T	XC7VX330T	XC7VX415T	XC7VX485T	XC7VX550T	XC7VX690T	XC7VX980T	XC7VX1140T	XC7VH580T	XC7VH870T
	EasyPath™ Cost Reduction Solutions[1]	XCE7V585T	—	XCE7VX330T	XCE7VX415T	XCE7VX485T	XCE7VX550T	XCE7VX690T	XCE7VX980T	—		
Logic Resources	Slices	91,050	305,400	51,000	64,400	75,900	86,600	108,300	153,000	178,000	90,700	136,900
	Logic Cells	582,720	1,954,560	326,400	412,160	485,760	554,240	693,120	979,200	1,139,200	580,480	876,160
	CLB Flip-Flops	728,400	2,443,200	408,000	515,200	607,200	692,800	866,400	1,224,000	1,424,000	725,600	1,095,200
Memory Resources	Maximum Distributed RAM (Kb)	6,938	21,550	4,388	6,525	8,175	8,725	10,888	13,838	17,700	8,850	13,275
	Block RAM/FIFO w/ ECC (36 Kb each)	795	1,292	750	880	1,030	1,180	1,470	1,500	1,880	940	1,410
	Total Block RAM (Kb)	28,620	46,512	27,000	31,680	37,080	42,480	52,920	54,000	67,680	33,840	50,760
Clocking	CMTs (1 MMCM + 1 PLL)	18	24	14	12	14	20	20	18	24	12	18
I/O Resources	Maximum Single-Ended I/O	850	1,200	700	600	700	600	1,000	900	1,100	600	300
	Maximum Differential I/O Pairs	408	576	336	288	336	288	480	432	528	288	144
Integrated IP Resources	DSP Slices	1,260	2,160	1,120	2,160	2,800	2,880	3,600	3,600	3,360	1,680	2,520
	PCIe® Gen2[2]	3	4	—	—	4	—	—	—	—	2	3
	PCIe Gen3	—	—	2	2	—	2	3	3	4	2	3
	Analog Mixed Signal (AMS) / XADC	1	1	1	1	1	1	1	1	1	1	1
	Configuration AES / HMAC Blocks	1	1	1	1	1	1	1	1	1	1	1
	GTX Transceivers (12.5 Gb/s Max Rate)[3]	36	36	—	—	56	—	—	—	—	—	—
	GTH Transceivers (13.1 Gb/s Max Rate)[4]	—	—	28	48	—	80	80	72	96	48	72
	GTZ Transceivers (28.05 Gb/s Max Rate)	—	—	—	—	—	—	—	—	—	8	16
Speed Grades	Commercial	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2
	Extended[5]	-2L, -3	-2L, -2G	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L	-2L, -2G	-2L, -2G	-2L, -2G
	Industrial	-1, -2	-1	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1	-1	—	—

	Package[6]	Dimensions (mm)	Available User I/O: 3.3V HR I/O, 1.8V HP I/Os (GTX, GTH)									1.8V HP I/O (GTH, GTZ)	
Footprint Compatible	FFG1157 / FFV1157[7]	35 x 35	0, 600 (20, 0)		0, 600 (0, 20)	0, 600 (0, 20)	0, 600 (20, 0)		0, 600 (0, 20)				
	FFG1761 / FFV1761[7]	42.5 x 42.5	100, 750 (36, 0)		50, 650 (0, 28)		0, 700 (28, 0)		0, 850 (0, 36)				
	FHG1761	45 x 45		0, 850 (36, 0)									
	FLG1925	45 x 45		0, 1200 (16, 0)									
	FFG1158 / FFV1158[7]	35 x 35				0, 350 (0, 48)	0, 350 (48, 0)	0, 350 (0, 48)	0, 350 (0, 48)				
Footprint Compatible	FFG1926	45 x 45							0, 720 (0, 64)	0, 720 (0, 64)			
	FLG1926	45 x 45									0, 720 (0, 64)		
	FFG1927 / FFV1927[7]	45 x 45				0, 600 (0, 48)	0, 600 (56, 0)	0, 600 (0, 80)	0, 600 (0, 80)				
Footprint Compatible	FFG1928	45 x 45								0, 480 (0, 72)			
	FLG1928	45 x 45									0, 480 (0, 96)		
Footprint Compatible	FFG1930	45 x 45						0, 700 (24, 0)		0, 1000 (0, 24)	0, 900 (0, 24)		
	FLG1930	45 x 45									0, 1100 (0, 24)		
	FLG1155	35 x 35										400 (24, 8)	
	FLG1931	45 x 45										600 (48, 8)	
	FLG1932	45 x 45											300 (72, 16)

XMP084 (v4.11)

FFG/FFV/FLG/FHG: 1.0 mm Flip-chip fine-pitch BGA

Notes:
1. EasyPath™ solutions provide a fast and conversion-free path for cost reduction.
2. Hard block supports PCI Express Base 2.1 specification at Gen1 and Gen2 data rates. Gen3 supported with soft IP.
3. 12.5 Gb/s support in "-3E", "-2GE" speed/temperature grade; 10.3125 Gb/s support in "2C", "-2LE", and "-2I" speed grade.
4. 13.1 Gb/s support in "-3E". "-2GE" speed grade; 11.3 Gb/s support in "2C" , "-2LE" and "-2I" speed/temperature grades.
5. -2G only applies to Stacked Silicon Interconnect devices and supports 12.5G GTX, 13.1G GTH, 28.05G GTZ with -2 fabric.
6. Leaded package options ("FFxxxx"/"FLxxxx"/"FHxxxx") available for all packages. "HCxxxx" is not offered in a leaded option.
7. FFV packages are only available in XC7VX330T and XC7VX415T devices. See DS180, *7 Series FPGAs Overview* for package details.

XILINX ➤ ALL PROGRAMMABLE.

Device Ordering Information

ARTIX.7

XC	7	A	###	-1	FB	V	484	C
Xilinx Commercial	Generation	Family	Logic Cells in 1K Units	Speed Grade -1 = Slowest -L1 = Low Power -L2 = Low Power -2 = Mid -3 = Highest	Package Type CP: Wire-bond (.5 mm) CS: Wire-bond (.8 mm) FB: Lidless Flip Chip (1 mm) FF: Flip Chip (1 mm) FG: Wire-bond (1 mm) FT: Wire-bond (1 mm) SB: Lidless Flip Chip (.8 mm)	V: RoHS 6/6 G: RoHS 6/6 w/exception 15	Nominal Package Pin Count	Temperature Grade (C, E, I)

Footprint

KINTEX.7

XC	7	K	###	-1	FF	V	900	C
Xilinx Commercial	Generation	Family	Logic Cells in 1K Units	Speed Grade -1 = Slowest -L2 = Low Power -2 = Mid -3 = Highest	Package Type FB: Lidless Flip Chip (1 mm) FF: Flip-chip (1 mm)	V: RoHS 6/6 G: RoHS 6/6 w/exception 15	Nominal Package Pin Count	Temperature Grade (C, E, I)

Footprint

VIRTEX.7

XC	7	V	###	-1	FF	V	1156	C
Xilinx Commercial	Generation	Family	Logic Cells in 1K Units	Speed Grade -1 = Slowest -2 = Mid -L2 = Low Power -3 = Highest	Package Type FF: Flip-chip (1 mm) FH: Flip-chip (1 mm) FL: Flip-chip (1 mm) HC: Ceramic Flip-chip (1 mm)	V: RoHS 6/6 G: RoHS 6/6 w/exception 15	Nominal Package Pin Count	Temperature Grade (C, E, I)

Notes:
-L1 is the ordering code for the lower power, -1L speed grade.
-L2 is the ordering code for the lower power, -2L speed grade.

C = Commercial (Tj = 0°C to +85°C)   E = Extended (Tj = 0°C to +100°C)   I = Industrial (Tj = –40°C to +100°C)

Important: Verify all data in this document with the device data sheets found at www.xilinx.com

XILINX ➤ ALL PROGRAMMABLE.

Digital Signal Processing Metrics

All 7 series FPGAs have dedicated, full custom, low-power DSP slices, combining high speed with efficient resource utilization—while retaining system design flexibility.

DSP Slice Count

Device	DSP Slice Count
XC7A15T	45
XC7A35T	90
XC7A50T	120
XC7A75T	180
XC7A100T	240
XC7A200T	740
XC7K70T	240
XC7K160T	600
XC7K325T	840
XC7K355T	1440
XC7K410T	1540
XC7K420T	1680
XC7K480T	1920
XC7V585T	1260
XC7V2000T	2160
XC7VX330T	1120
XC7VX415T	2160
XC7VX485T	2800
XC7VX550T	5760
XC7VX690T	3600
XC7VX980T	3600
XC7VX1140T	3360
XC7VH580T	1680
XC7VH870T	2520

Artix®7 FPGAs

Speed grade	-1	-2	-3
F_{MAX} [MHz]	464	550	628
Max GMAC/s	686	814	929

Kintex®-7 FPGAs

Speed grade	-1	-2	-3
F_{MAX} [MHz]	464	550	741
Max GMAC/s	1,781	2,112	2,845

Virtex®-7 FPGAs

| Speed grade	-1	-2	-3
F_{MAX} [MHz]	547	650	741
Max GMAC/s	2,756	3,276	3,734

For more information, refer to: UG479, *7 Series FPGAs DSP48E1 Slice User Guide*

Important: Verify all data in this document with the device data sheets found at www.xilinx.com

XILINX ➤ ALL PROGRAMMABLE.

Block RAM Metrics

The architecture of the 7 series FPGAs features flexible internal memory resources that can be configured in different sizes for a variety of applications.

Block RAM Capacity (Mb)

Device	Value
XC7A15T	900
XC7A35T	1800
XC7A50T	2700
XC7A75T	3780
XC7A100T	4860
XC7A200T	13140
XC7K70T	4860
XC7K160T	11700
XC7K325T	16020
XC7K355T	25740
XC7K410T	28620
XC7K420T	30060
XC7K480T	34380
XC7V585T	28620
XC7V2000T	46512
XC7VX330T	27000
XC7VX415T	31680
XC7VX485T	37080
XC7VX550T	42480
XC7VX690T	52920
XC7VX980T	54000
XC7VX1140T	67680
XC7VH580T	33840
XC7VH870T	50760

Artix-7 FPGAs

| Speed grade	-1	-2	-3
True dual-port Block RAM F_{MAX} [MHz]	388	461	509

Kintex-7 and Virtex-7 FPGAs

Speed grade	-1	-2	-3
True dual-port Block RAM F_{MAX} [MHz]	458	544	601

For more information, refer to: UG473, *7 Series FPGAs Memory Resources User Guide*

Important: Verify all data in this document with the device data sheets found at www.xilinx.com

XILINX ➤ ALL PROGRAMMABLE.

High-Speed Serial Transceivers

7 series devices provide a broad portfolio of transceivers for applications ranging from low-cost consumer products to high-end networking systems.

Total Transceiver Count

Device	Count
XC7A15T	4
XC7A35T	4
XC7A50T	4
XC7A75T	8
XC7A100T	8
XC7A200T	16
XC7K70T	8
XC7K160T	8
XC7K325T	16
XC7K355T	24
XC7K410T	16
XC7K420T	32
XC7K480T	32
XC7V585T	36
XC7V2000T	36
XC7VX330T	28
XC7VX415T	48
XC7VX485T	56
XC7VX550T	80
XC7VX690T	80
XC7VX980T	72
XC7VX1140T	96
XC7VH580T	48, 8
XC7VH870T	72, 16

GTP = 6.6 Gb/s   GTP GTX GTH GTZ
GTX = 12.5 Gb/s
GTH = 13.1 Gb/s
GTZ = 28.05 Gb/s

For more information, refer to:

UG482, *7 Series FPGAs GTP Transceivers User Guide*
UG476, *7 Series FPGAs GTX/GTH Transceivers User Guide*

Important: Verify all data in this document with the device data sheets found at www.xilinx.com

XILINX > ALL PROGRAMMABLE.

Transceiver Aggregate Bandwidth

7 series devices provide a broad portfolio of transceivers for applications ranging from low-cost consumer products to high-end networking systems.

Total Transceiver Count

| GTP | GTX | GTH | GTZ |

Maximum Line Rates
GTP = 6.6 Gb/s
GTX = 12.5 Gb/s
GTH = 13.1 Gb/s
GTZ = 28.05 Gb/s

| Device	Value
XC7A15T	52
XC7A35T	52
XC7A50T	52
XC7A75T	105
XC7A100T	105
XC7A200T	211
XC7K70T	200
XC7K160T	200
XC7K325T	400
XC7K355T	600
XC7K410T	400
XC7K420T	800
XC7K480T	800
XC7V585T	900
XC7V2000T	900
XC7VX330T	733.6
XC7VX415T	1257.6
XC7VX485T	1400
XC7VX550T	2096
XC7VX690T	2096
XC7VX980T	1886.4
XC7VX1140T	2515.2
XC7VH580T	1257.6 / 448.8
XC7VH870T	1886.4 / 896

For more information, refer to:
UG482, *7 Series FPGAs GTP Transceivers User Guide*
UG476, *7 Series FPGAs GTX/GTH Transceivers User Guide*

Important: Verify all data in this document with the device data sheets found at www.xilinx.com

XILINX > ALL PROGRAMMABLE.

I/O Count and Bandwidth

Device	Total I/O Count	Total Bandwidth (Gb/s)
XC7A15T	250	312.5
XC7A35T	250	312.5
XC7A50T	250	312.5
XC7A75T	300	375
XC7A100T	250	375
XC7A200T	500	625
XC7K70T	300	480
XC7K160T	400	640
XC7K325T	500	800
XC7K355T	300	480
XC7K410T	500	800
XC7K420T	400	640
XC7K480T	400	650
XC7V585T	850	1360
XC7V2000T	1200	1680
XC7VX330T	700	1120
XC7VX415T	600	960
XC7VX485T	700	1120
XC7VX550T	600	960
XC7VX690T	1000	1600
XC7VX980T	900	1440
XC7VX1140T	1100	1760
XC7VH580T	600	840
XC7VH870T	300	420

Important: Verify all data in this document with the device data sheets found at www.xilinx.com.

XILINX ➤ ALL PROGRAMMABLE.

References

DS180, *7 Series FPGAs Overview*

DS181, *Artix-7 FPGAs Data Sheet: DC and AC Switching Characteristics*

DS182, *Kintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics*

DS183, *Virtex-7 T and XT FPGAs Data Sheet: DC and AC Switching Characteristics*

UG470, *7 Series FPGAs Configuration User Guide*

UG471, *7 Series FPGAs SelectIO Resources User Guide*

UG472, *7 Series FPGAs Clocking Resources User Guide*

UG473, *7 Series FPGAs Memory Resources User Guide*

UG474, *7 Series FPGAs Configurable Logic Block User Guide*

UG475, *7 Series FPGAs Packaging and Pinout User Guide*

UG476, *7 Series FPGAs GTX/GTH Transceivers User Guide*

UG479, *7 Series FPGAs DSP48E1 Slice User Guide*

UG480, *7 Series FPGAs and Zynq-7000 All Programmable SoC XADC Dual 12-Bit 1 MSPS ADC User Guide*

UG482, *7 Series FPGAs GTP Transceivers User Guide*

UG483, *7 Series FPGAs PCB Design Guide*

© Copyright 2014-2015 Xilinx

XILINX ➤ ALL PROGRAMMABLE.