




### JTAG Connector





### Power LED



**ALINX Confidential**






IO电压可调






***ALINX Confidential***

Internal VREF is used in this example
















ALINX Confidential








Power Sequence : 3.3V => 1.2V




Ethernet Port






10M/100M/1000 Ethernet Port

Enable 125Mhz Clock out    Single-LED mode    RGMII mode - Advertise all capabilities    PHY Address is 001

**ALINX Confidential**

		<a href="http://www.heijin.org">Http://www.heijin.org</a>	
Title <b>PAGE10 Ethernet PHY</b>			
Size	Document Number <b>AX7035 开发板原理图</b>		Rev <b>1.0</b>
Date:	Friday, April 13, 2018	Sheet	10 of 18
















# HDMI 输入输出










## FPGA 40 PIN External IO









## FPGA 40 PIN External IO



## 5V/2A AC Adapter



POWER ON: VCCINT(1.0V)->VCCBRAM(1.0V)->VCCAUX-(1.8V)>VCCO(1.5V and 3.3V)



FPGA Power LED