All Programmable 7 Series Product Tables and Product Selection Guide







Artix®-7 FPGAs



Artix®-7 FPGAs
Optimized for Lowest Cost and Lowest Power Applications
(1.0V, 0.95V, 0.9V)

		(1	00, 0.950, 0.90)					·
		Part Number	XC7A15T	XC7A35T	XC7A50T	XC7A75T	XC7A100T	XC7A200T
		Logic Cells	16,640	33,280	52,160	75,520	101,440	215,360
Logic Resources		Slices	2,600	5,200	8,150	11,800	15,850	33,650
		CLB Flip-Flops	20,800	41,600	65,200	94,400	126,800	269,200
	Maximum Distributed RAM (Kb)		200	400	600	892	1,188	2,888
Memory Resources	Block RAM/FIFO w/ ECC (36 Kb each)		25	50	75	105	135	365
Nesources	T	otal Block RAM (Kb)	900	1,800	2,700	3,780	4,860	13,140
Clock Resources	CMTs	(1 MMCM + 1 PLL)	5	5	5	6	6	10
1/0 P	Maximum Single		250	250	250	300	300	500
I/O Resources	Maximum Differential I/O Pairs		120	120	120	144	144	240
		DSP Slices	45	90	120	180	240	740
Embedded	PCIe [®] Gen2 ⁽¹⁾		1	1	1	1	1	1
Hard IP	Analog Mixed Signal (AMS) / XADC		1	1	1	1	1	1
Resources	Configuration	AES / HMAC Blocks	1	1	1	1	1	1
	GTP Transceivers (6.6 Gb/s Max Rate) ⁽²⁾		4	4	4	8	8	16
		Commercial	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2
Speed Grades		Extended	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3
		Industrial	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L
	Package ^{(3), (4)}	Dimensions (mm)		Avai	lable User I/O: 3.3V Selec	tIO™ HR I/O (GTP Transcei	vers)	
	CPG236	10 x 10	106 (2)	106 (2)	106 (2)			
	CSG324	15 x 15	210 (0)	210 (0)	210 (0)	210 (0)	210 (0)	
	CSG325	15 x 15	150 (4)	150 (4)	150 (4)			
	FTG256	17 x 17	170 (0)	170 (0)	170 (0)	170 (0)	170 (0)	
	SBG484 / SBV484	19 x 19						285 (4)
Footprint	FGG484	23 x 23	250 (4)	250 (4)	250 (4)	285 (4)	285 (4)	
Compatible	FBG484 / FBV484	23 x 23						285 (4)
Footprint	FGG676	27 x 27				300 (8)	300 (8)	
Compatible	FBG676 / FBV676	27 x 27						400 (8)
	FFG1156 / FFV1156	35 x 35						500 (16)

XMP086 (v4.7)

CPG: 0.5 mm Wire-bond chip-scale; CSG: 0.8 mm Wire-bond chip-scale; FTG: 1.0 mm Wire-bond fine-pitch; SBG / SBV: 0.8 mm Lidless flip-chip; FGG: 1.0 mm Wire-bond fine-pitch; FBG / FBV 1.0 mm Lidless flip-chip; FFG / FFV: 1.0 mm Flip-chip fine-pitch

Notes: 1. Supports PCI Express Base 2.1 specification at Gen1 and Gen2 data rates.

- 2. Represents the maximum number of transceivers available. Note that the majority of devices are available without transceivers. See the Package section of this table for details.
- 3. Leaded package option available for all packages. See DS180, 7 Series FPGAs Overview for details.
- 4. Device migration is available within the Artix-7 family for like packages but is not supported between other 7 series families.



Logic Resources

Memory

Resources
Clock Resources
I/O Resources

Integrated IP

Resources

Speed Grades

1,920

1

1

32

-1, -2

-2L, -3

XMP085 (v3.8)

C	Optimized for Best Price-Performance								
(:	1.0V, 0.95V, 0.9V)								
Part Number	XC7K70T	XC7K160T	XC7K325T	XC7K355T	XC7K410T	XC7K420T	XC7K480T		
EasyPath™ Cost Reduction Solutions (1)	_	_	XCE7K325T	XCE7K355T	XCE7K410T	XCE7K420T	XCE7K480T		
Slices	10,250	25,350	50,950	55,650	63,550	65,150	74,650		
Logic Cells	65,600	162,240	326,080	356,160	406,720	416,960	477,760		
CLB Flip-Flops	82,000	202,800	407,600	445,200	508,400	521,200	597,200		
Maximum Distributed RAM (Kb)	838	2,188	4,000	5,088	5,663	5,938	6,788		
Block RAM/FIFO w/ ECC (36 Kb each)	135	325	445	715	795	835	955		
Total Block RAM (Kb)	4,860	11,700	16,020	25,740	28,620	30,060	34,380		
CMTs (1 MMCM + 1 PLL)	6	8	10	6	10	8	8		
Maximum Single-Ended I/O	300	400	500	300	500	400	400		
Maximum Differential I/O Pairs	144	192	240	144	240	192	192		

1,440

1

1

24

-1, -2

-2L, -3

1,540

1

1

16

-1, -2

-2L, -3

1,680

1

1

1

32

-1, -2

-2L, -3

840

1

1

1

16

-1, -2

-2L, -3

		Industrial	-1, -2	-1, -2, -2L	-1, -2, -2L	-1, -2, -2L	-1, -2, -2L	-1, -2, -2L	-1, -2, -2L		
	Package ⁽³⁾	Dimensions (mm)	Available User I/O: 3.3V HR I/O, 1.8V HP I/Os (GTX)								
	FBG484 / FBV484	23 x 23	185, 100 (4)	185, 100 (4)							
Footprint	FBG676 / FBV676	27 x 27	200, 100 (8)	250, 150 (8)	250, 150 (8)		250, 150 (8)				
Compatible	FFG676 / FFV676	27 x 27		250, 150 (8)	250, 150 (8)		250, 150 (8)				
Footprint	FBG900 / FBV900	31 x 31			350, 150 (16)		350, 150 (16)				
Compatible	FFG900 / FFV900	31 x 31			350, 150 (16)		350, 150 (16)				
	FFG901 / FFV901	31 x 31				300, 0 (24)		380, 0 (28)	380, 0 (28)		
	FEG1156 / FEV1156	35 v 35						400 0 (32)	400 0 (32)		

600

1

1

8

-1, -2

-2L, -3

FBG / FBV: 1.0 mm Lidless flip-chip; FFG / FFV: 1.0 mm Flip-chip fine-pitch

Analog Mixed Signal (AMS) / XADC

Configuration AES / HMAC Blocks

GTX Transceivers (12.5 Gb/s Max Rate)

DSP48 Slices

PCIe® Gen2⁽²⁾

Commercial

Extended

Notes: 1. EasyPath™ solutions provide a fast and conversion-free path for cost reduction.

2. Hard block supports PCI Express Base 2.1 specification at Gen1 and Gen2 data rates. Gen3 supported with soft IP.

Kintex®-7 FPGAs

240

1

1

1

8

-1, -2

-2L, -3

3. See DS180, 7 Series FPGAs Overview for package details.

			Optimized for	Highest System	Performance a	and Capacity							
			(1.0V)										
		Part Number	XC7V585T	XC7V2000T	XC7VX330T	XC7VX415T	XC7VX485T	XC7VX550T	XC7VX690T	XC7VX980T	XC7VX1140T	XC7VH580T	XC7VH870T
	EasyPath™ Cos	st Reduction Solutions ⁽¹⁾	XCE7V585T	_	XCE7VX330T	XCE7VX415T	XCE7VX485T	XCE7VX550T	XCE7VX690T	XCE7VX980T	_	_	_
Logic	Slice		91,050	305,400	51,000	64,400	75,900	86,600	108,300	153,000	178,000	90,700	136,900
•		Logic Cells	582,720	1,954,560	326,400	412,160	485,760	554,240	693,120	979,200	1,139,200	580,480	876,160
Resources	CLB Flip-Flops		728,400	2,443,200	408,000	515,200	607,200	692,800	866,400	1,224,000	1,424,000	725,600	1,095,200
	Maximum Distributed RAM (Kb)		6,938	21,550	4,388	6,525	8,175	8,725	10,888	13,838	17,700	8,850	13,275
Memory	Block RAM/FIFO w/ FCC (36 Kh each)		795	1,292	750	880	1,030	1,180	1,470	1,500	1,880	940	1,410
Resources			28,620	46,512	27,000	31,680	37,080	42,480	52,920	54,000	67,680	33,840	50,760
Clocking	(CMTs (1 MMCM + 1 PLL)	18	24	14	12	14	20	20	18	24	12	18
		ximum Single-Ended I/O	850	1,200	700	600	700	600	1,000	900	1,100	600	300
I/O Resources		um Differential I/O Pairs	408	576	336	288	336	288	480	432	528	288	144
	HUXIII	DSP Slices	1,260	2,160	1.120	2,160	2,800	2,880	3,600	3.600	3,360	1,680	2,520
		PCIe® Gen2 ⁽²⁾	3	4	_	_	4	_	_	_	- -		
		PCIe Gen3	_	_	2	2	_	2	3	3	4	2	3
Integrated IP	Analog Mixed Signal (AMS) / XADC		1	1	1	1	1	1	1	1	1	1	1
Resources		ition AES / HMAC Blocks	1	1	1	1	1	1	1	1	1	1	1
nesources	GTX Transceivers (12.5 Gb/s Max Rate) ⁽³⁾ GTH Transceivers (13.1 Gb/s Max Rate) GTZ Transceivers (28.05 Gb/s Max Rate)		36	36	_	_	56	_	_	_	_	_	_
			_	_	28	48	_	80	80	72	96	48	72
			_	_	_	_	_	_	_	_	_	8	16
	0121101100011010	Commercial	-1, -2	-1, -2	-12	-1, -2	-1, -2	-1, -2	-1, -2	-12	-1, -2	-1, -2	-1, -2
Speed Grades		Extended ⁽⁵⁾	-2L, -3	-2L, -2G	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L	-2L, -2G	-2L, -2G	-2L, -2G
opeca c.aacs		Industrial	-1, -2	-1	-12	-1, -2	-1, -2	-1, -2	-1, -2	-1	-1		
	Package ⁽⁶⁾	Dimensions (mm)	-, -	-	,		3.3V HR I/O, 1.8			_	_	1.8V HP I/C	(GTH, GTZ)
	FFG1157 / FFV1157 ⁽⁷⁾	35 x 35	0, 600 (20, 0)		0, 600 (0, 20)			1 111 17 03 (017)	0, 600 (0, 20)			2.51 1 1, 5	(011), 012)
Footprint	FFG1761 / FFV1761 ⁽⁷⁾		100, 750 (36, 0)		50, 650 (0, 28)	0, 000 (0, 20)	0, 700 (28, 0)		0, 850 (0, 36)				
Compatible	FHG1761	45 x 45	100, 750 (50, 0)	0, 850 (36, 0)	30, 330 (0, 20,		0, 700 (20, 0)		0, 000 (0, 00)				
Compatible	FLG1925	45 x 45		0, 1200 (16, 0)									
	FFG1158 / FFV1158 ⁽⁷⁾	35 x 35		2, 2200 (20, 0)		0.350 (0.48)	0, 350 (48, 0)	0.350 (0.48)	0. 350 (0. 48)				
Footprint	FFG1926	45 x 45				0, 330 (0, 40)	0, 330 (40, 0)	3, 330 (0, 40)		0, 720 (0, 64)			
Compatible	FLG1926	45 x 45							2, . 20 (0, 04)	2, . 20 (0, 04)	0, 720 (0, 64)		
Compatible	FFG1927 / FFV1927 ⁽⁷⁾	45 x 45				0, 600 (0, 48)	0, 600 (56, 0)	0, 600 (0, 80)	0, 600 (0, 80)		, (. , 0 .)		
Footprint	FFG1928	45 x 45				,	, (/-)	,	, (. ,)	0, 480 (0, 72)			
Compatible	FLG1928	45 x 45									0, 480 (0, 96)		
Footprint	FFG1930	45 x 45	_				0, 700 (24, 0)	_	0, 1000 (0, 24)				
Compatible	FLG1930	45 x 45									0, 1100 (0, 24)		
	FLG1155	35 x 35										400 (24, 8)	
	FLG1931	45 x 45										600 (48, 8)	
	FLG1932	45 x 45											300 (72, 16)
													XMP084 (v4.11)

FFG/FFV/FLG/FHG: 1.0 mm Flip-chip fine-pitch BGA

Notes: 1. EasyPath™ solutions provide a fast and conversion-free path for cost reduction.

- 2. Hard block supports PCI Express Base 2.1 specification at Gen1 and Gen2 data rates. Gen3 supported with soft IP.
- 3. 12.5 Gb/s support in "-3E", "-2GE" speed/temperature grade; 10.3125 Gb/s support in "2C", "-2LE", and "-2I" speed grade.
- 4. 13.1 Gb/s support in "-3E". "-2GE" speed grade; 11.3 Gb/s support in "2C", "-2LE" and "-2l" speed/temperature grades.
- 5. -2G only applies to Stacked Silicon Interconnect devices and supports 12.5G GTX, 13.1G GTH, 28.05G GTZ with -2 fabric.
- Leaded package options ("FFxxxx"/"FLxxxx") available for all packages. "HCxxxx" is not offered in a leaded option.
 FFV packages are only available in XC7VX330T and XC7VX415T devices. See DS180, 7 Series FPGAs Overview for package details.

EXILINX > ALL PROGRAMMABLE,

Device Ordering Information



Notes:

- -L1 is the ordering code for the lower power, -1L speed grade.
- -L2 is the ordering code for the lower power, -2L speed grade.

with the device data sheets found at www.xilinx.com

FL: Flip-chip (1 mm)

HC: Ceramic Flip-chip (1 mm)

Important: Verify all data in this document


-L2 = Low Power

-3 = Highest

Digital Signal Processing Metrics

All 7 series FPGAs have dedicated, full custom, low-power DSP slices, combining high speed with efficient

resource utilization—while retaining system design flexibility.




For more information, refer to: UG479, 7 Series FPGAs DSP48E1 Slice User Guide



Block RAM Metrics

The architecture of the 7 series FPGAs features flexible internal memory resources that can be configured in different sizes for a variety of applications.




For more information, refer to: UG473, 7 Series FPGAs Memory Resources User Guide



High-Speed Serial Transceivers

7 series devices provide a broad portfolio of transceivers for applications ranging from low-cost consumer products to high-end networking systems.



For more information, refer to:


UG482, 7 Series FPGAs GTP Transceivers User Guide

UG476, 7 Series FPGAs GTX/GTH Transceivers User Guide



Transceiver Aggregate Bandwidth

7 series devices provide a broad portfolio of transceivers for applications ranging from low-cost consumer products to high-end networking systems.




For more information, refer to:

UG482, 7 Series FPGAs GTP Transceivers User Guide

UG476, 7 Series FPGAs GTX/GTH Transceivers User Guide



I/O Count and Bandwidth



Important: Verify all data in this document with the device data sheets found at www.xilinx.com.



References

- **DS180**, 7 Series FPGAs Overview
- DS181, Artix-7 FPGAs Data Sheet: DC and AC Switching Characteristics
- DS182, Kintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics
- DS183, Virtex-7 T and XT FPGAs Data Sheet: DC and AC Switching Characteristics
- UG470, 7 Series FPGAs Configuration User Guide
- UG471, 7 Series FPGAs SelectIO Resources User Guide
- UG472, 7 Series FPGAs Clocking Resources User Guide
- UG473, 7 Series FPGAs Memory Resources User Guide
- UG474, 7 Series FPGAs Configurable Logic Block User Guide
- UG475, 7 Series FPGAs Packaging and Pinout User Guide
- UG476, 7 Series FPGAs GTX/GTH Transceivers User Guide
- UG479, 7 Series FPGAs DSP48E1 Slice User Guide
- UG480, 7 Series FPGAs and Zynq-7000 All Programmable SoC XADC Dual 12-Bit 1 MSPS ADC User Guide
- UG482, 7 Series FPGAs GTP Transceivers User Guide
- UG483, 7 Series FPGAs PCB Design Guide

trademarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.

Important: Verify all data in this document with the device data sheets found at www.xilinx.com
© Copyright 2014-2015 Xilinx, Inc. Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zyng, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. PCI, PCIe, and PCI Express are

