

ALINX

Title	PAGE01 BLOCK DIAGRAM	
Size	Document Number: AX7103扩展板 Schematics	Rev: 1.0
Date: Friday, February 02, 2018	Sheet 1 of 11	

ALINX Confidential

These IOs are on BANK34, Voltage is 1.5V!!!









ALINX Confidential

ALINX Http://www.heijin.org

Title: PAGE02 Board Connector

Size: Custom | Document Number: AX7103扩展板 Schematics | Rev: 1.0

Date: Friday, February 02, 2018 | Sheet 2 of 11


+3.3V
C192 22uF
C193 0.1uF
C194 0.1uF
C195 0.1uF
L3
120OHM@100Mhz
AVDDH_E1
C197 22uF
C198 22uF
C207 0.1uF
C208 0.1uF
+1.2V
L5
120OHM@100Mhz
AVDDL_PLL_E1
C213 22uF
C253 0.1uF
C252 0.01uF
L4
120OHM@100Mhz
AVDDL_E1
C211 22uF
C245 0.1uF
C251 0.1uF
1.2V
C210 22uF
C242 0.1uF
C246 0.1uF
C247 0.1uF
C248 0.1uF
C249 0.1uF
C250 0.1uF
C187 18pF
Y2 25MHZ
C186 18pF
U2
PHY1_LDO
E1_125M_CLK
CLK125_NDO/LED_MODE
KSZ9031RNX
48-pin QFN
Paddle Ground
(bottom of chip)
KSZ9031RNX
E1_GTXC
E1_TXEN
E1_TXD3
E1_TXD2
E1_TXD1
E1_TXD0
E1_RXC
E1_RXDV
E1_RXD3
E1_RXD2
E1_RXD1
E1_RXD0
R88 1.5K
R87 1.5K
E1_MDC
E1_MDIO
E1_RESET
PHY1_AD0/LED1
PHY1_AD1/LED2
PHY1_MDI3_N
PHY1_MDI3_P
PHY1_MDI2_N
PHY1_MDI2_P
PHY1_MDI1_N
PHY1_MDI1_P
PHY1_MDI0_N
PHY1_MDI0_P
R66 330R
R71 330R
C188 0.1uF
C189 0.1uF
R69 4.7K
R70 2.1K 1%
C191 0.1uF
C190 0.1uF
Ethernet Port
J3
P10
LD2_K
LD2_A
LD1_K
LD1_A
Yellow
Green
CASE
TRD3-
TRD3+
TRD2-
TRD2+
CT
TRD1-
TRD1+
TRD0-
TRD0+
HR911130A
GE_RJ45
10M/100M/1000 Ethernet Port
R80 4.7K
R72 4.7K
R73 4.7K
R74 4.7K
R76 4.7K
R75 4.7K
R77 4.7K
R78 1K
R79 1K
Enable 125Mhz Clock out
Single-LED mode
RGMII mode - Advertise all capabilities
PHY Address is 001
ALINX Confidential
ALINX
Http://www.heijin.org
Title
PAGE03 Ethernet1
Size
Document Number
AX7103扩展板 Schematics
Rev
1.0
Date:
Friday, February 02, 2018
Sheet
3
of
11



ALINX Confidential

ALINX	Http://www.heijin.org	
Title: PAGE04 Ethernet2		
Size	Document Number: AX7103扩展板 Schematics	Rev: 1.0
Date: Friday, February 02, 2018	Sheet 4 of 11	



ALINX Confidential

ALINX Http://www.heijin.org

Title	PAGE05 HDMI_OUT	
Size	Document Number: AX7103扩展板 Schematics	Rev: 1.0
Date: Friday, February 02, 2018	Sheet 5 of 11	



ALINX Confidential

ALINX	Http://www.heijin.org
Title	PAGE06 HDMI_IN
Size	Document Number: AX7103扩展板 Schematics — Rev: 1.0
Date:	Friday, February 02, 2018 — Sheet 6 of 11

PCIE X4 SLOT



ALINX Confidential

ALINX Http://www.heijin.org

Title	PAGE07 PCIE	
Size	Document Number: AX7103扩展板 Schematics	Rev: 1.0
Date: Friday, February 02, 2018	Sheet 7 of 11	





ALINX Confidential

ALINX Http://www.heijin.org

Title: PAGE08 EEPROM & SD

Size | Document Number: AX7103扩展板 Schematics | Rev: 1.0

Date: Friday, February 02, 2018 | Sheet 8 of 11











ALINX Confidential

ALINX	Http://www.heijin.org
Title	PAGE09 USB UART & JTAG
Size	Document Number: AX7103扩展板 Schematics; Rev: 1.0
Date:	Friday, February 02, 2018; Sheet 9 of 11



FPGA 40 PIN External IO



FPGA 40 PIN External IO



XADC Connector





ALINX Confidential

ALINX Http://www.heijin.org

Title	PAGE10 EX IO & XADC	
Size	Document Number: AX7103扩展板 Schematics	Rev: 1.0
Date: Friday, February 02, 2018	Sheet 10 of 11	

12V/2A AC Adapter







+5.0V POWER



+3.3V POWER



+1.8V POWER



+1.2V POWER



ALINX Http://www.heijin.org

Title: PAGE11 Power

Size | Document Number: AX7103扩展板 Schematics | Rev: 1.0

Date: Friday, February 02, 2018 | Sheet 11 of 11

ALINX Confidential