




What is SIMD





Operation Count: 4 loads, 4 multiplies, and 4 saves



Operation Count: 1 load, 1 multiply, and 1 save



Intel

- SSE Streaming SIMD Extensions
- 128 bit registers, XMM
 - 1999 Version1
 - 2001 Version2
 - 2003 Version3
 - 2006 Version4
- AVX Advanced Vector Extensions
- 256 bit registers, YMM
 - 2011 Version1
 - 2013 Version2
- AVX-512
 - 2015 AVX 512

• ...


AVX-512 register scheme as extension from the AVX (YMM0-YMM15) and SSE (XMM0-XMM15) registers

registers							
511	256	255	128	127	0		
ZMI	M0	YMN	10	XIV	1M0		
ZMI	M1	YMN	/11	ΧN	1M1		
ZMI	M2	YMN	12	ΧN	1M2		
ZMI	M3	YMN	//3	ΧN	1M3		
ZMI	M4	YMN	14	ΧN	1M4		
ZMI	M5	YMN	15	ΧN	1M5		
ZMI	M6	YMN	16	ΧN	1M6		
ZMI	M7	YMN	17	ΧN	1M7		
ZMI	M8	YMN	18	ΧN	1M8		
ZMI	И9	YMN	19	ΧN	1M9		
ZMN	110	YMM	10	XM	M10		
ZMN	/11	YMM	11	XM	M11		
ZMN	112	YMM	12	XM	M12		
ZMN	113	YMM	13	XM	M13		
ZMN	114	YMM	14	XM	M14		
ZMN	115	YMM	15	XM	M15		
ZMN	116	YMM	16	XM	M16		
ZMN	117	YMM	17	XM	M17		
ZMN	118	YMM	18	XM	M18		
ZMN	119	YMM	19	XM	M19		
ZMN	120	YMM	20	XM	M20		
ZMN	/121	YMM	21	XM	M21		
ZMN	122	YMM	22	XM	M22		
ZMN	123	YMM	23	XM	M23		
ZMN	124	YMM	24	XM	M24		
ZMN	125	YMM	25	XM	M25		
ZMN	126	YMM	26	XM	M26		
ZMN	127	YMM	27	XM	M27		
ZMN	128	YMM	28	XM	M28		
ZMN	129	YMM	29	XM	M29		
ZMN	130	YMM	30	XM	M30		

ZMM31

YMM31 XMM31











Data alignment

- For optimal performance SIMD data needs to be aligned in memory
- In order to load to a register of size 128, the data needs to be aligned to 128
- It's possible to load/store unaligned data, you might pay performance penalty, depending on hardware
- http://en.cppreference.com/w/cpp/language/alignof
- http://en.cppreference.com/w/cpp/language/alignas








Issues - continued

R G B

- Data arranging, reorg
 - In order for SIMD to be efficient you might want to arrange the data "by properties"
 - Not so good (Array of Structures):
 - std::vector<Point3> points
 - Better (Structure of Arrays)
 - struct Points { std::vector<float> Xs, Ys, Zs; }
 - Though there are operations you can do within the register...





```
Points Structure with Data in SoA Arrangement

struct Points{
   float* x;
   float* y;
   float* z;
}
```



Margary Don't do it yourself

- We have libraries!
 - Some are Low level:
 - https://github.com/NumScale/boost.simd
 - http://ermig1979.github.io/Simd/help/index.html
 - https://software.intel.com/en-us/intel-ipp
 - Some are High level
 - http://eigen.tuxfamily.org/
 - https://opencv.org/
 - Compilers usually do some of it for you, familiarize yourself with it:

```
Configuration: Active(Release)
                                                            V Platform: Active(Win32)

    Configuration Manager...

▲ Configuration Properties

                                        Enable String Pooling
                                        Enable Minimal Rebuild
        General
                                                                                                No (/Gm-)
        Debugging
                                        Enable C++ Exceptions
                                                                                                Yes (/EHsc)
        VC++ Directories
                                        Smaller Type Check

▲ C/C++

                                        Basic Runtime Checks
                                                                                               Default
                                        Runtime Library
                                                                                                Multi-threaded DLL (/MD)
           Optimization
                                        Struct Member Alianment
                                                                                                Default
           Preprocessor
                                        Security Check
                                                                                               Enable Security Check (/GS)
           Code Generation
                                        Control Flow Guard
           Language
                                        Enable Function-Level Linking
           Precompiled Headers
                                       Enable Parallel Code Generation
           Output Files
                                                                                                No Enhanced Instructions (/arch:IA32)
           Browse Information
                                       Floating Point Model
                                                                                                Streaming SIMD Extensions (/arch:SSE)
           Advanced
                                        Enable Floating Point Exceptions
                                                                                               Streaming SIMD Extensions 2 (/arch:SSE2)
           All Options
                                        Create Hotpatchable Image
                                                                                                Advanced Vector Extensions (/arch:AVX)
           Command Line
                                                                                                Advanced Vector Extensions 2 (/arch:AVX2)
    ▶ Linker
     b Manifest Tool

    XML Document Generator

                                                                                               <inherit from parent or project defaults>
     Browse Information
```

```
#include <boost/simd/pack.hpp>
#include <iostream>

namespace bs = boost::simd;

int main()
{
   bs::pack<float,4> p{1.f,2.f,3.f,4.f};
   std::cout << p + 10*p << "\n";

   return 0;
}</pre>
```



Is your software compute or data bound?

- http://www.overbyte.com.au/misc/Lesson3/CacheFun.html
- https://gist.github.com/jboner/2841832


Latency Comparison Numbers					
L1 cache reference	0.5	ns			
Branch mispredict	5	ns			
L2 cache reference	7	ns			14x L1 cache
Mutex lock/unlock	25	ns			
Main memory reference	100	ns			20x L2 cache, 200x L1 cache
Compress 1K bytes with Zippy	3,000	ns	3 us		
Send 1K bytes over 1 Gbps network	10,000	ns	10 us		
Read 4K randomly from SSD*	150,000	ns	150 us		~1GB/sec SSD
Read 1 MB sequentially from memory	250,000	ns	250 us		
Round trip within same datacenter	500,000	ns	500 us		
Read 1 MB sequentially from SSD*	1,000,000	ns	1,000 us	1 ms	~1GB/sec SSD, 4X memory
Disk seek	10,000,000	ns	10,000 us	10 ms	20x datacenter roundtrip
Read 1 MB sequentially from disk	20,000,000	ns	20,000 us	20 ms	80x memory, 20X SSD
Send packet CA->Netherlands->CA	150,000,000	ns	150,000 us	150 ms	



GP-GPU Parallelization Alternative

 Another option to gain performance on dedicated hardware is using the GPU processor abilities for General Purpose

```
#include <vector>
#include <algorithm>
#include <boost/compute.hpp>
namespace compute = boost::compute:
int main()
    // get the default compute device
    compute::device gpu = compute::system::default_device();
    // create a compute context and command queue
    compute::context ctx(gpu);
    compute::command queue queue(ctx, gpu);
    // generate random numbers on the host
    std::vector<float> host_vector(1000000);
    std::generate(host_vector.begin(), host_vector.end(), rand);
    // create vector on the device
    compute::vector<float> device vector(1000000, ctx);
    // copy data to the device
    compute::copy(
        host vector.begin(), host vector.end(), device vector.begin(), queue
    // sort data on the device
    compute::sort(
        device vector.begin(), device vector.end(), queue
    // copy data back to the host
    compute::copy(
        device vector.begin(), device vector.end(), host vector.begin(), queue
    return 0:
```



- Very low level, separate area of expertise
- High latency for data transfer to/from GPU
- Lots of primitive CPUs
- https://github.com/boostorg/compute



brightsourceenergy.com