Advanced Platform Managment Link (APML) Library

Generated by Doxygen 1.8.14

Contents

1	Adva	anced F	Platform Management Link (APML) Library	1							
2	Mod	odule Index									
	2.1	Module	es	5							
3	Data	Struct	ure Index	7							
	3.1	Data S	Structures	7							
4	File	Index		11							
	4.1	File Lis	st	11							
5	Mod	ule Dod	cumentation	13							
	5.1	Auxilia	ary functions	13							
		5.1.1	Detailed Description	13							
		5.1.2	Function Documentation	13							
			5.1.2.1 errno_to_oob_status()	13							
			5.1.2.2 esmi_get_err_msg()	14							
	5.2	SB-RN	MI Mailbox Service	15							
		5.2.1	Detailed Description	15							
	5.3	Power	Monitor	16							
		5.3.1	Detailed Description	16							
		5.3.2	Function Documentation	16							
			5.3.2.1 read_socket_power()	16							
			5.3.2.2 read_socket_power_limit()	17							
			5.3.2.3 read_max_socket_power_limit()	17							

ii CONTENTS

5.4	Platfor	ms	18
	5.4.1	Fam-19h_Mod-00h-0Fh	18
	5.4.2	Fam-19h_Mod-10h-1Fh	18
	5.4.3	Fam-19h_Mod-90h-9Fh	18
	5.4.4	Fam-1Ah_Mod-00h-0Fh	18
5.5	Power	Control	19
	5.5.1	Detailed Description	19
	5.5.2	Function Documentation	19
		5.5.2.1 write_socket_power_limit()	19
5.6	Perforr	nance (Boost limit) Monitor	20
	5.6.1	Detailed Description	20
	5.6.2	Function Documentation	20
		5.6.2.1 read_esb_boost_limit()	20
		5.6.2.2 read_bios_boost_fmax()	20
5.7	Out-of-	band Performance (Boost limit) Control	22
	5.7.1	Detailed Description	22
	5.7.2	Function Documentation	22
		5.7.2.1 write_esb_boost_limit()	22
		5.7.2.2 write_esb_boost_limit_allcores()	22
5.8	Curren	t, Min, Max TDP	24
	5.8.1	Detailed Description	24
	5.8.2	Function Documentation	24
		5.8.2.1 read_tdp()	24
		5.8.2.2 read_max_tdp()	24
		5.8.2.3 read_min_tdp()	25
5.9	Procho	t	26
	5.9.1	Detailed Description	26
	5.9.2	Function Documentation	26
		5.9.2.1 read_prochot_status()	26
		5.9.2.2 read_prochot_residency()	26

CONTENTS

5.10	Dram a	and other features Query	28
	5.10.1	Detailed Description	28
	5.10.2	Function Documentation	28
		5.10.2.1 read_dram_throttle()	28
		5.10.2.2 write_dram_throttle()	29
		5.10.2.3 read_vddio_mem_power()	29
		5.10.2.4 read_nbio_error_logging_register()	30
		5.10.2.5 read_iod_bist()	30
		5.10.2.6 read_ccd_bist_result()	31
		5.10.2.7 read_ccx_bist_result()	31
		5.10.2.8 read_cclk_freq_limit()	32
		5.10.2.9 read_socket_c0_residency()	32
		5.10.2.10 read_ddr_bandwidth()	33
5.11	using C	CPUID Register Access	34
	5.11.1	Detailed Description	34
	5.11.2	Function Documentation	34
		5.11.2.1 esmi_get_vendor_id()	34
		5.11.2.2 esmi_get_processor_info()	35
		5.11.2.3 esmi_get_logical_cores_per_socket()	35
		5.11.2.4 esmi_get_threads_per_core()	35
5.12	SB_RM	MI Read Processor Register Access	37
	5.12.1	Detailed Description	37
	5.12.2	Function Documentation	37
		5.12.2.1 esmi_oob_read_msr()	37
5.13	SB-RM	II CPUID Register Access	38
	5.13.1	Detailed Description	38
	5.13.2	Function Documentation	38
		5.13.2.1 esmi_oob_cpuid()	38
		5.13.2.2 esmi_oob_cpuid_eax()	39
		5.13.2.3 esmi_oob_cpuid_ebx()	39

iv CONTENTS

	5.13.2.4 esmi_oob_cpuid_ecx()	40
	5.13.2.5 esmi_oob_cpuid_edx()	40
	5.13.2.6 read_max_threads_per_I3()	41
5.14 SB-RM	MI Register Read Byte Protocol	42
5.14.1	Detailed Description	43
5.14.2	Prunction Documentation	43
	5.14.2.1 read_sbrmi_alert_status()	43
	5.14.2.2 read_sbrmi_alert_mask()	44
	5.14.2.3 clear_sbrmi_ras_status()	44
	5.14.2.4 esmi_get_threads_per_socket()	45
5.14.3	Variable Documentation	45
	5.14.3.1 thread_en_reg_v10	45
5.15 SBTS	I Register Read Byte Protocol	47
5.15.1	Detailed Description	49
5.15.2	Prunction Documentation	49
	5.15.2.1 read_sbtsi_cpuinttemp()	49
	5.15.2.2 read_sbtsi_status()	50
	5.15.2.3 read_sbtsi_config()	50
	5.15.2.4 read_sbtsi_updaterate()	51
	5.15.2.5 write_sbtsi_updaterate()	51
	5.15.2.6 read_sbtsi_hitempint()	51
	5.15.2.7 read_sbtsi_lotempint()	52
	5.15.2.8 read_sbtsi_configwrite()	52
	5.15.2.9 read_sbtsi_cputempdecimal()	53
	5.15.2.10 read_sbtsi_cputempoffint()	53
	5.15.2.11 read_sbtsi_cputempoffdec()	54
	5.15.2.12 read_sbtsi_hitempdecimal()	54
	5.15.2.13 read_sbtsi_lotempdecimal()	55
	5.15.2.14 read_sbtsi_timeoutconfig()	55
	5.15.2.15 read_sbtsi_alertthreshold()	55

CONTENTS

		5.15.2.16 read_sbtsi_alertconfig()	56
		5.15.2.17 read_sbtsi_manufid()	56
		5.15.2.18 read_sbtsi_revision()	57
		5.15.2.19 sbtsi_get_cputemp()	57
		5.15.2.20 sbtsi_get_temp_status()	58
		5.15.2.21 sbtsi_get_config()	58
		5.15.2.22 sbtsi_set_configwr()	59
		5.15.2.23 sbtsi_get_timeout()	59
		5.15.2.24 sbtsi_set_timeout_config()	60
		5.15.2.25 sbtsi_set_hitemp_threshold()	60
		5.15.2.26 sbtsi_set_lotemp_threshold()	61
		5.15.2.27 sbtsi_get_hitemp_threshold()	61
		5.15.2.28 sbtsi_get_lotemp_threshold()	62
		5.15.2.29 read_sbtsi_cputempoffset()	62
		5.15.2.30 write_sbtsi_cputempoffset()	63
		5.15.2.31 sbtsi_set_alert_threshold()	63
		5.15.2.32 sbtsi_set_alert_config()	63
6	Data	Structure Documentation	65
	6.1	action payload Struct Reference	65
		6.1.1 Detailed Description	65
	6.2	apml_encodings Struct Reference	65
		6.2.1 Detailed Description	66
	6.3	dimm_power Struct Reference	66
		6.3.1 Detailed Description	66
	6.4	dimm_spd_d_in Struct Reference	66
		6.4.1 Detailed Description	67
	6.5	dimm_thermal Struct Reference	67
		6.5.1 Detailed Description	67
	6.6	dpm_level Struct Reference	68
	3.3	6.6.1 Detailed Description	68
		2 tallog 2000 plant	55

vi

6.7	freq_lim	nits Struct Reference	. 68
	6.7.1	Detailed Description	. 68
6.8	get_ras	_action_data_in Struct Reference	. 69
	6.8.1	Detailed Description	. 69
6.9	hbm_de	evice_info Struct Reference	. 69
	6.9.1	Detailed Description	. 69
6.10	host_st	atus Struct Reference	. 70
	6.10.1	Detailed Description	. 70
6.11	lclk_dpr	m_level_range Struct Reference	. 70
	6.11.1	Detailed Description	. 70
6.12	link_id_	_bw_type Struct Reference	. 71
	6.12.1	Detailed Description	. 71
	6.12.2	Field Documentation	. 71
		6.12.2.1 link_id	. 71
6.13	max_do	dr_bw Struct Reference	. 71
	6.13.1	Detailed Description	. 72
6.14	max_m	em_bw Struct Reference	. 72
	6.14.1	Detailed Description	. 72
6.15	mca_ba	ank Struct Reference	. 72
	6.15.1	Detailed Description	. 73
6.16	mclk_fc	slk_pstates Struct Reference	. 73
	6.16.1	Detailed Description	. 73
6.17	nbio_er	r_log Struct Reference	. 73
	6.17.1	Detailed Description	. 74
6.18	oob_co	nfig_d_in Struct Reference	. 74
	6.18.1	Detailed Description	. 74
	6.18.2	Field Documentation	. 74
		6.18.2.1 mca_oob_misc0_ec_enable	. 75
		6.18.2.2 dram_cecc_oob_ec_mode	. 75
		6.18.2.3 dram_cecc_leak_rate	. 75

CONTENTS vii

	6.18.2.4 pcie_err_reporting_en	75
	6.18.2.5 core_mca_err_reporting_en	75
6.19	pci_address Struct Reference	75
	6.19.1 Detailed Description	76
6.20	processor_info Struct Reference	76
	6.20.1 Detailed Description	76
6.21	pstate_freq Struct Reference	77
	6.21.1 Detailed Description	77
6.22	ras_action_status Struct Reference	77
	6.22.1 Detailed Description	77
6.23	ras_df_err_chk Struct Reference	78
	6.23.1 Detailed Description	78
6.24	ras_df_err_dump Union Reference	78
	6.24.1 Detailed Description	78
	6.24.2 Field Documentation	79
	6.24.2.1 input	79
6.25	ras_override_delay Struct Reference	79
	·	79
6.26	ras_rt_err_req_type Struct Reference	80
	•	80
6.27		80
	·	81
6.28	run_time_err_d_in Struct Reference	81
	·	81
6.29	run_time_threshold Struct Reference	81
	6.29.1 Detailed Description	82
	6.29.2 Field Documentation	82
	6.29.2.1 err_type	82
6.30	set_ras_action_data_in Struct Reference	82
	6.30.1 Detailed Description	83
6.31		83
	6.31.1 Detailed Description	83
6.32	status_query_payload Struct Reference	83
	6.32.1 Detailed Description	83
6.33	svi_port_domain Struct Reference	84
	6.33.1 Detailed Description	84
6.34	temp_refresh_rate Struct Reference	84
	6.34.1 Detailed Description	84
6.35	xgmi_speed_rate_n_width Struct Reference	85
	6.35.1 Detailed Description	85

viii CONTENTS

7	File	le Documentation				
	7.1	apml_e	err.h File R	eference	87	
		7.1.1	Detailed I	Description	88	
		7.1.2	Enumerat	tion Type Documentation	88	
			7.1.2.1	oob_status_t	88	
	7.2	apml_r	ecovery.h l	File Reference	89	
		7.2.1	Detailed I	Description	89	
		7.2.2	Function	Documentation	89	
			7.2.2.1	apml_recover_dev()	89	
	7.3	esmi_c	puid_msr.h	n File Reference	90	
		7.3.1	Detailed I	Description	91	
		7.3.2	Enumerat	tion Type Documentation	91	
			7.3.2.1	cpuid_reg	91	
	7.4	esmi_r	mailbox.h F	ile Reference	91	
		7.4.1	Detailed I	Description	97	
		7.4.2	Function	Documentation	97	
			7.4.2.1	write_bmc_report_dimm_power()	97	
			7.4.2.2	write_bmc_report_dimm_thermal_sensor()	98	
			7.4.2.3	read_bmc_ras_pcie_config_access()	98	
			7.4.2.4	read_bmc_ras_mca_validity_check()	99	
			7.4.2.5	read_bmc_ras_mca_msr_dump()	99	
			7.4.2.6	read_bmc_ras_fch_reset_reason()	100	
			7.4.2.7	read_dimm_temp_range_and_refresh_rate()	100	
			7.4.2.8	read_dimm_power_consumption()	101	
			7.4.2.9	read_dimm_thermal_sensor()	101	
			7.4.2.10	read_pwr_current_active_freq_limit_socket()	102	
			7.4.2.11	read_pwr_current_active_freq_limit_core()	102	
			7.4.2.12	read_pwr_svi_telemetry_all_rails()	103	
			7.4.2.13	read_socket_freq_range()	103	
			7.4.2.14	read_current_io_bandwidth()	104	

CONTENTS

7.4.2.15	read_current_xgmi_bandwidth()	04
7.4.2.16	write_gmi3_link_width_range()	05
7.4.2.17	write_xgmi_link_width_range()	05
7.4.2.18	write_apb_disable()	06
7.4.2.19	write_apb_enable()	07
7.4.2.20	read_current_dfpstate_frequency()	07
7.4.2.21	write_lclk_dpm_level_range()	80
7.4.2.22	read_bmc_rapl_units()	80
7.4.2.23	read_bmc_cpu_base_frequency()	09
7.4.2.24	read_bmc_control_pcie_gen5_rate()	09
7.4.2.25	read_rapl_core_energy_counters()	10
7.4.2.26	read_rapl_pckg_energy_counters()	10
7.4.2.27	write_pwr_efficiency_mode()	11
7.4.2.28	write_df_pstate_range()	11
7.4.2.29	read_lclk_dpm_level_range()	12
7.4.2.30	read_ucode_revision()	12
7.4.2.31	reset_on_sync_flood()	13
7.4.2.32	override_delay_reset_on_sync_flood()	13
7.4.2.33	get_post_code()	14
7.4.2.34	get_bmc_ras_run_time_err_validity_ck()	14
7.4.2.35	get_bmc_ras_run_time_error_info()	15
7.4.2.36	set_bmc_ras_err_threshold()	15
7.4.2.37	set_bmc_ras_oob_config()	16
7.4.2.38	get_bmc_ras_oob_config()	16
7.4.2.39	read_ppin_fuse()	17
7.4.2.40	read_ras_df_err_validity_check()	17
7.4.2.41	read_ras_df_err_dump()	18
7.4.2.42	read_rtc()	18
7.4.2.43	read_dimm_spd_register()	19
7.4.2.44	get_dimm_serial_num()	19

CONTENTS

7.5	esmi_r	mailbox_nd	la.h File Reference	9
	7.5.1	Detailed	Description	20
	7.5.2	Function	Documentation	20
		7.5.2.1	set_bmc_ras_action_status()	20
		7.5.2.2	get_bmc_ras_action_status()	21
7.6	esmi_r	mi.h File F	Reference	21
	7.6.1	Detailed	Description	23
7.7	esmi_t	si.h File Re	eference	23
	7.7.1	Detailed	Description	26
7.8	rmi_m	ailbox_mi3	00.h File Reference	26
	7.8.1	Detailed	Description	29
	7.8.2	Function	Documentation	29
		7.8.2.1	set_gfx_core_clock()	29
		7.8.2.2	set_mclk_fclk_max_pstate()	30
		7.8.2.3	get_mclk_fclk_pstates()	30
		7.8.2.4	set_xgmi_pstate()	31
		7.8.2.5	unset_xgmi_pstate()	31
		7.8.2.6	get_xgmi_pstates()	32
		7.8.2.7	get_xcc_idle_residency()	32
		7.8.2.8	get_energy_accum_with_timestamp()	33
		7.8.2.9	get_alarms()	33
		7.8.2.10	get_psn()	34
		7.8.2.11	get_link_info()	34
		7.8.2.12	get_max_min_gfx_freq()	35
		7.8.2.13	get_act_gfx_freq_cap()	35
		7.8.2.14	get_svi_rail_telemetry()	36
		7.8.2.15	get_die_hotspot_info()	36
		7.8.2.16	get_mem_hotspot_info()	37
		7.8.2.17	get_host_status()	37
		7.8.2.18	get_max_mem_bw_util()	38

CONTENTS xi

Index			147
7.	.8.2.32	get_pciestats()	145
7.	.8.2.31	get_hbm_dev_info()	145
7.	.8.2.30	get_slow_down_temp()	144
7.	.8.2.29	get_max_operating_temp()	144
7.	.8.2.28	get_curr_xgmi_pstate()	143
7.	.8.2.27	get_die_type()	143
7.	.8.2.26	clear_statistics()	142
7.	.8.2.25	get_statistics()	142
7.	.8.2.24	get_bist_results()	141
7.	.8.2.23	get_sockets_in_system()	141
7.	.8.2.22	get_clk_freq_limits()	139
7.	.8.2.21	get_hbm_temperature()	139
7.	.8.2.20	set_hbm_throttle()	138
7.	.8.2.19	get_hbm_throttle()	138

Chapter 1

Advanced Platform Management Link (APML) Library

The Advanced Platform Management Link (APML) Library (formerly known as EPYC™ System Management Interface (E-SMI) Out-of-band Library), is part of the EPYC™ System Management Out-of-band software stack. It is a C library for Linux that provides a user space interface to monitor and control the CPU's Systems Management features.

Versioning and Backward Compatibility

The APML library is currently under development and therefore, subject to change at the API level. The intention is to keep the API as stable as possible while in development, but in some cases we may need to break backwards compatibility in order to achieve future stability and usability. Following Semantic Versioning rules, while the APML library is in a high state of change, the major version will remain 0, and achieving backward compatibility may not be possible.

Once new development has leveled off, the major version will become greater than 0 and backward compatibility will be enforced between major versions.

Building APML Library

Additional Required software for building

To build the APML library, the following components are required.

Note: The software versions are being used in the development, earlier versions are not guaranteed to work:

- CMake (v3.5.0)
- latex (pdfTeX 3.14159265-2.6-1.40.18)
- apml modules (apml_sbrmi and apml_sbtsi)
 - available onGithub

Downloading the source

The source code for APML library is available on Github.

Directory stucture of the source

Once the APML library source has been cloned to a local Linux machine, the directory structure of source is as below:

- \$ docs/contains Doxygen configuration files and library descriptions
- \$ tool/ contains apml_tool based on the APML library
- \$ include/esmi_oob contains the header files used by the APML library
- \$ src/esmi_oob contains the APML source library

Building the library is achieved by executing the typical CMake build sequence for native build as follows:

- \$ mkdir -p build
- \$ mkdir -p install
- \$ cd build
- \$ cmake -DCMAKE_INSTALL_PREFIX=\${PWD}/install <location of root of APML library CMakeLists.txt>
- \$ make The built library will appear in the build folder.

Cross compile the library for Target systems

Before installing the cross compiler, verfiy the target architecture:

• \$ uname -m

Example: To cross compile for ARM32 processor:

• \$ sudo apt-get install gcc-arm-linux-gnueabihf

Example: To cross compile for AARCH64 processor:

• \$ sudo apt-get install gcc-aarch64-linux-gnu

NOTE: For cross compilation, cross-\$ARCH.cmake file is provided for below Architectures:

- · armhf
- aarch64

Compilation steps:

- \$ mkdir -p build
- \$ cd build
- \$ cmake -DCMAKE_TOOLCHAIN_FILE=../cross-[arch..].cmake <location of root of APML library CMakeLists.txt>
- \$ make The built library will appear in the build folder. Copy the required binaries and the dynamic linked library to target board(BMC).
- \$ scp libapml64.so.0 root@10.x.x.x:/usr/lib
- \$ scp apml_tool root@10.x.x.x:/usr/bin

Disclaimer

Input arguments passed by the user are not validated. It might result in an unexpected system behavior.

Building the Documentation

User can build the documentation PDF file using the following steps (continued from the steps above):

• \$ make doc The reference manual (APML_Library_Manual.pdf) and release notes (APML_Library_ Release Notes.pdf) will be generated upon a successful build.

Usage

Tool Usage

APML tool is a C program based on the APML Library. An executable "apml_tool" will be generated in the *build/* folder. This tool provides options to monitor and control System Management functionality.

In execution platform, user can verfiy if "apml_sbrmi" and apml_tsi" modules are loaded. The apml modules are open-sourced at: https://github.com/amd/apml_modules.git

For detailed usage information, use -h or -help flag:

```
bin# ./apml_tool -h
------ APML System Management Interface ------
Usage: ./apml_tool [soc_num] [Option<s> / [--help] [module-name]
Where: soc num : socket number 0 or 1
Description:
./apml_tool -v
                          - Displays tool version
./apml_tool [SOC_NUM] --showdependency - Displays module dependency
./apml_tool --help <MODULE>
./apml_tool <-phelp <module  
- Displays help on the options for the specified module  
- Runs the specified option/s.
Usage: ./apml_tool [soc_num] [Option] params
     MODULES:
     1. mailbox
     2. sbrmi
     3. sbtsi
     4. reg-access
     5. cpuid
     6. recovery
$ ./apml_tool -v
APML lib version : 2.x.y
```

Following is a sample usage to get the individual library functionality APIs over I2C. User can pass arguments using "./apml_tool [socket_num] -p" or "./apml_tool [socket_num] --showpower"

1. \$./apml_tool 0 -p

-----End of APML SMI ------

2. bin# ./apml_tool 1 --setpowerlimit 200000

------ APML System Management Interface ------

Set power_limit : 200.000 Watts successfully

3. \$./apml_tool 0 --showtsiregisters

*** SB-TSI REGISTER SUMMARY ***

FUNCTION/Reg Name	Reg offset	Hexa(0x)	Value [Units]
CPUTEMP			33.125 °C
CPU_INT	0x1	0x21	33 °C
CPU_DEC	0x10	0x1	0.125 °C
_STATUS	0x2	i	ĺ
CPU Temp Alert	İ	İ	CPU No Temp Alert
_CONFIG	0x3	1	1
ALERT_L pin		1	Disabled
Runstop		1	Comparison Enabled
Atomic Rd order			Integer latches Decimal
ARA response		I	Enabled
ARA response		1	Enabled
_TSI_UPDATERATE	0 x 4	1	16.000 Hz
_HIGH_THRESHOLD_TEMP			255.125 °C
	0x7	0xff	255 °C
HIGH_DEC	0x13	0x1	0.125 °C
_LOW_THRESHOLD_TEMP			0.000 °C
LOW_INT	0x8	0x0	0 °C
LOW_DEC	0x14	0 x 0	0.000 °C
_TEMP_OFFSET			0.000 °C
OFF_INT		0 x 0	0 °C
_ ·	0x12	0 x 0	0.000 °C
	0x22	I	Enabled
	0x32		
CPU Alert TH			1
_TSI_ALERT_CONFIG	IdxU		
CPU Alert CFG	1	<u> </u>	Enabled
	0xfe		0
_TSI_REVISION	0xff	I	0x4

Chapter 2

Module Index

2.1 Modules

Here is a list of all modules:

Auxiliary functions	13
SB-RMI Mailbox Service	15
Power Monitor	. 16
Platforms	. 18
Power Control	. 19
Performance (Boost limit) Monitor	. 20
Out-of-band Performance (Boost limit) Control	. 22
Current, Min, Max TDP	. 24
Prochot	. 26
Dram and other features Query	. 28
using CPUID Register Access	34
SB_RMI Read Processor Register Access	37
SB-RMI CPUID Register Access	38
SB-RMI Register Read Byte Protocol	42
SBTSI Register Read Byte Protocol	47

6 Module Index

Chapter 3

Data Structure Index

3.1 Data Structures

Here are the data structures with brief descriptions:

action_payload	
Data for the action payload. Members contatin pay load, ofset, repair entry number	65
apml_encodings	
APML link ID encodings for legacy platforms and MI300A. Structure contains the following mem-	
bers. Link ID encoding value and its name. MI300A APML Link ID Encoding: 00000011b: P2	
00000100b: P3 00001000b: G0 00001001b: G1 00001010b: G2 00001011b: G3 00001100b↔	
: G4 00001101b: G5 00001110b: G6 00001111b: G7 For other platforms the APML Link ID	
Encoding: 00000001b: P0 00000010b: P1 00000100b: P2 00001000b: P3 00010000b: G0	
00100000b: G1 01000000b: G2 10000000b: G3	65
dimm_power	
DIMM power(mW), update rate(ms) and dimm address	66
dimm_spd_d_in	
Dimm_spd_d_in: strucutre contains following memebers to be passed as input, to get 4 byte DIMM spd register data	66
dimm_thermal	
DIMM thermal sensor (degree C), update rate and dimm address	67
dpm_level	
Max and min LCK DPM level on a given NBIO ID. Valid Max and min DPM level values are 0 - 1	68
freq_limits	
Struct containing max frequency and min frequencey limit	68
get_ras_action_data_in	
Data input for the get BMC RAS action status. Members contatin repair entry number and ras	
action id	69
hbm_device_info	0.0
Struct containing device vendor, part number and total memory size in GBs	69
host_status	70
Struct containing power management controlling status, driving running status	70
lclk_dpm_level_range Max and Min Link frequency clock (LCLK) DPM level on a socket. 8 bit NBIO ID, dpm_level struct	
containing 8 bit max DPM level, 8 bit min DPM level	70
link_id_bw_type	70
APML LINK ID and Bandwidth type Information.It contains APML LINK ID Encoding. Non-M←	
1300 Platforms Valid Link ID encodings are 1(P0), 2(P1), 4(P2), 8(P3), 16(G0), 32(G1), 64(G2),	
128(G3). Valid APML MI300 APML LINK ID Encoding. Valid Link ID encodings are 3(P2),	
4(P3), 8(G0), 9(G1), 10(G2), 11(G3), 12(G4), 13(G5), 14(G6), 15(G7). IO Bandwidth types	
1(Aggregate_BW), 2 (Read BW), 4 (Write BW)	71

8 Data Structure Index

max_ddr_bw	
Structure for Max DDR bandwidth and utilization. It contains max bandwidth(12 bit data) in G← Bps, current utilization bandwidth(12 bit data) in GBps, current utilized bandwidth(8 bit data) in	
percentage	71
max_mem_bw	
Structure for Max DDR/HBM bandwidth and utilization. It contains max bandwidth(16 bit data) in GBps, current utilization bandwidth(Read+Write)(16 bit data) in GBps	72
mca_bank	70
MCA bank information. It contains 16 bit Index for MCA Bank and 16 bit offset	72
mclk_fclk_pstates	70
Struct containing memory clock and fabric clock pstate mappings	73
nbio_err_log	73
oob_config_d_in Configure oob state infrastructure in SoC. structure consists of mca_oob_misc0_ec_enable, dram_cecc_oob_ec_mode, dram_cecc_leak_rate, pcie_err_reporting_en and core_mca_err reporting en	74
pci address	,,,
PCI address information .PCI address includes 4 bit segment, 12 bit aligned offset, 8 bit bus, 5 bit device info and 3 bit function	75
processor info	73
Read Proccessor Info	76
pstate_freq DF P-state frequency.It includes mem clock(16 bit data) frequency (DRAM memory clock), data	
fabric clock (12 bit data), UMC clock divider (UMC) (1 bit data)	77
ras_action_status Output data for the get BMC RAS action status. Members contatin repair result, repair entry	
number and ras action id	77
ras_df_err_chk RAS df err validity check output status. Structure contains the following members. df_block_← instances number of block instance with error log to report (0 - 256) err_log_len length of error log in bytes per instance (0 - 256)	78
ras df err dump	
RAS df error dump input. Union contains the following members. input[0] 4 byte alligned offset in error log (0 - 255) input[1] DF block ID (0 - 255) input[2] Zero based index of DF block instance	
(0 - 255) input[3] Reserved data_in 32-bit data input	78
ras_override_delay	
BMC RAS override delay reset CPU on sync flood. The structure contains delay value override in mins [5 -120 mins], disable delay counter and stop delay counter. If disable delay counter is set ResetCpuOnSyncFlood response will NOT be delayed in the next SyncFlood regardless of the value specified in delay_val_override. If StopDelayCounter is set it stops the active delay countdown which extends the DelayResetCpuOnSyncFlood indefinitely and system will not reset	79
ras_rt_err_req_type Get the Error type and request type. Supported Runtime error type[1:0]:	80
ras_rt_valid_err_inst	
Number of valid error instance per category. It consists of number of bytes per each category and number of instances of each category	80
run_time_err_d_in	
Get run time error information data_in. Runtime error data_in includes 4 byte aligned offset in instance, runtime error category and zero based index of valid instance number of bytes per each category and number of instances of each category	81
run_time_threshold	
Configure threshold counters for MCA, DRAM CECC and PCIE. structure consists of error type, error count threshold and max interrupt rate	81
set ras action data in	01
Data input for set ras action status. Members contatin struct action_payload, ras action ID and eom flag	00
Commay	82

3.1 Data Structures 9

statistics	
Struct containing statistics parameter of interest and output control pstate mappings	83
status_query_payload	
Data for status query payload. Members contatin repair entry number	83
evi_port_domain	
Struct containing port and slave address	84
emp_refresh_rate	
DIMM temperature range and refresh rate, temperature update flag	84
gmi_speed_rate_n_width	
Struct containing xgmi speed rate in MHZ and link width in units of Gpbs. If link_width[0] = 1 then	
XGMI link X2 is supported. If link_width[1] = 1 then XGMI link X4 is supported. If Link_width[2] =	
1 then XGMI link X4 is supported and similarly if link_width[3] = 1 then XGMI link X8 is supported	85

10 Data Structure Index

Chapter 4

File Index

4.1 File List

Here is a list of all documented files with brief descriptions:

apml_com	mon.h																					??
apml_err.h																						87
apml_recov	ery.h																					89
esmi_cpuid	_msr.h																		 			90
esmi_mailb	ox.h .																		 			91
esmi_mailb	ox_nda	ı.h																	 			119
esmi_rmi.h																			 			121
esmi_tsi.h																						123
rmi mailbox	x mi30	0.h	١.																 			126

12 File Index

Chapter 5

Module Documentation

5.1 Auxiliary functions

Functions

```
    oob_status_t errno_to_oob_status (int err)
        convert linux error to esmi error.
    char * esmi_get_err_msg (oob_status_t oob_err)
```

Get the error string message for esmi oob errors.

5.1.1 Detailed Description

Below functions provide interfaces to get the total number of cores, sockets and threads per core in the system.

5.1.2 Function Documentation

5.1.2.1 errno_to_oob_status()

convert linux error to esmi error.

Get the appropriate esmi error for linux error.

Parameters

in err a linux error number	in
-----------------------------	----

14 Module Documentation

Return values

<i>oob_</i> ←	is returned upon particular esmi error	
status_t		

5.1.2.2 esmi_get_err_msg()

Get the error string message for esmi oob errors.

Get the error message for the esmi oob error numbers

Parameters

ir	L	oob_err	is a esmi oob error number
----	---	---------	----------------------------

Return values

char*	value returned upon successful call.
-------	--------------------------------------

5.2 SB-RMI Mailbox Service 15

5.2 SB-RMI Mailbox Service

Modules

- Power Monitor
- Power Control
- Performance (Boost limit) Monitor
- Out-of-band Performance (Boost limit) Control
- Current, Min, Max TDP
- Prochot
- Dram and other features Query

5.2.1 Detailed Description

write, 'write and read' operations for a given socket.

16 Module Documentation

5.3 Power Monitor

Modules

Platforms

Functions

- oob_status_t read_socket_power (uint8_t soc_num, uint32_t *buffer)

 Get the power consumption of the socket.
- oob_status_t read_socket_power_limit (uint8_t soc_num, uint32_t *buffer)

Get the current power cap/limit value for a given socket.

oob_status_t read_max_socket_power_limit (uint8_t soc_num, uint32_t *buffer)

Get the maximum value that can be assigned as a power cap/limit for a given socket.

5.3.1 Detailed Description

Below functions provide interfaces to get the current power usage and Power Limits for a given socket.

5.3.2 Function Documentation

5.3.2.1 read_socket_power()

Get the power consumption of the socket.

Given socket number and a pointer to a uint32_t buffer, this function will get the current power consumption (in watts) to the uint32_t pointed to by buffer. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to uint32_t value of power consumption

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.3 Power Monitor 17

5.3.2.2 read_socket_power_limit()

Get the current power cap/limit value for a given socket.

This function will return the valid power cap <code>buffer</code> for a given socket, this value will be used for the system to limit the power. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to a uint32_t that indicates the valid possible power cap/limit, in watts

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.3.2.3 read_max_socket_power_limit()

Get the maximum value that can be assigned as a power cap/limit for a given socket.

This function will return the maximum possible valid power cap/limit Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
out	buffer	a pointer to a uint32_t that indicates the maximum possible power cap/limit, in watts

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

18 Module Documentation

5.4 Platforms

 $Supporting\ Platforms:\ Fam-19h_Mod-00h-0Fh\ Fam-19h_Mod-10h-1Fh\ Fam-19h_Mod-90h-9Fh\ Fam-1Ah_Mod-00h-0Fh$

5.4.1 Fam-19h_Mod-00h-0Fh

Platform with Family 19h and model in range 00h - 0Fh

5.4.2 Fam-19h_Mod-10h-1Fh

Platform with Family 19h and model in range 10h - 1Fh

5.4.3 Fam-19h_Mod-90h-9Fh

Platform with Family 19h and model in range 90h - 9Fh

5.4.4 Fam-1Ah_Mod-00h-0Fh

Platform with Family 1Ah and model in range 00h - 0Fh

5.5 Power Control

5.5 Power Control

Functions

• oob_status_t write_socket_power_limit (uint8_t soc_num, uint32_t limit)

Set the power cap/limit value for a given socket.

5.5.1 Detailed Description

This function provides a way to control Power Limit.

5.5.2 Function Documentation

5.5.2.1 write_socket_power_limit()

Set the power cap/limit value for a given socket.

This function will set the power cap/limit Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in	limit	uint32_t that indicates the desired power cap/limit, in milliwatts

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

20 Module Documentation

5.6 Performance (Boost limit) Monitor

Functions

- oob_status_t read_esb_boost_limit (uint8_t soc_num, uint32_t value, uint32_t *buffer)

 Get the Out-of-band boostlimit value for a given core.
- oob_status_t read_bios_boost_fmax (uint8_t soc_num, uint32_t value, uint32_t *buffer)

 Get the In-band maximum boostlimit value for a given core.

5.6.1 Detailed Description

This function provides the current boostlimit value for a given core.

5.6.2 Function Documentation

5.6.2.1 read_esb_boost_limit()

Get the Out-of-band boostlimit value for a given core.

This function will return the core's current Out-of-band boost limit buffer for a particular value Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in	value	a cpu index
in,out	buffer	pointer to a uint32_t that indicates the possible boost limit value

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.6.2.2 read_bios_boost_fmax()

```
uint32_t value,
uint32_t * buffer )
```

Get the In-band maximum boostlimit value for a given core.

This function will return the core's current maximum In-band boost limit buffer for a particular value is cpu_ind Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in	value	is a cpu index
in,out	buffer	a pointer to a uint32_t that indicates the maximum boost limit value set via In-band

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

22 Module Documentation

5.7 Out-of-band Performance (Boost limit) Control

Functions

- oob_status_t write_esb_boost_limit (uint8_t soc_num, uint32_t cpu_ind, uint32_t limit)

 Set the Out-of-band boostlimit value for a given core.
- oob_status_t write_esb_boost_limit_allcores (uint8_t soc_num, uint32_t limit)

 Set the boostlimit value for the whole socket (whole system).

5.7.1 Detailed Description

Below functions provide ways to control the Out-of-band Boost limit values.

5.7.2 Function Documentation

5.7.2.1 write_esb_boost_limit()

Set the Out-of-band boostlimit value for a given core.

This function will set the boostlimit to the provided value limit for a given cpu. NOTE: Currently the limit is setting for all the cores instead of a particular cpu. Testing in Progress. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

	in	soc_num	Socket index.
	in	cpu_ind	a cpu index is a given core to set the boostlimit
Ī	in	limit	a uint32_t that indicates the desired Out-of-band boostlimit value of a given core

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.7.2.2 write_esb_boost_limit_allcores()

```
oob_status_t write_esb_boost_limit_allcores (
```

```
uint8_t soc_num,
uint32_t limit )
```

Set the boostlimit value for the whole socket (whole system).

This function will set the boostlimit to the provided value boostlimit for the socket. Supported platforms : Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in	limit	a uint32_t that indicates the desired boostlimit value of the socket

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.8 Current, Min, Max TDP

Functions

oob_status_t read_tdp (uint8_t soc_num, uint32_t *buffer)

Get the Thermal Design Power limit TDP of the socket with provided socket index.

• oob_status_t read_max_tdp (uint8_t soc_num, uint32_t *buffer)

Get the Maximum Thermal Design Power limit TDP of the socket with provided socket index.

oob_status_t read_min_tdp (uint8_t soc_num, uint32_t *buffer)

Get the Minimum Thermal Design Power limit TDP of the socket.

5.8.1 Detailed Description

Below functions provide interfaces to get the current, Min and Max TDP, Prochot and Prochot Residency for a given socket.

5.8.2 Function Documentation

5.8.2.1 read_tdp()

Get the Thermal Design Power limit TDP of the socket with provided socket index.

Given a socket and a pointer to a uint32_t buffer, this function will get the current TDP (in milliwatts) Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to uint32_t to which the Current TDP value will be copied

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.8.2.2 read_max_tdp()

```
oob_status_t read_max_tdp (
```

```
uint8_t soc_num,
uint32_t * buffer )
```

Get the Maximum Thermal Design Power limit TDP of the socket with provided socket index.

Given a socket and a pointer, this function will get the Maximum TDP (watts) Supported platforms : Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to uint32_t to which the Maximum TDP value will be copied

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.8.2.3 read_min_tdp()

Get the Minimum Thermal Design Power limit TDP of the socket.

Given a socket and a pointer to a uint32_t, this function will get the Minimum TDP (watts) Supported platforms: Fam-19h Mod-00h-0Fh, Fam-19h Mod-10h-1Fh, Fam-19h Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to uint32_t to which the Minimum TDP value will be copied

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.9 Prochot

Functions

• oob_status_t read_prochot_status (uint8_t soc_num, uint32_t *buffer)

Get the Prochot Status of the socket with provided socket index.

• oob_status_t read_prochot_residency (uint8_t soc_num, float *buffer)

Get the Prochot Residency (since the boot time or last read of Prochot Residency) of the socket.

5.9.1 Detailed Description

Below functions provide interfaces to get Prochot and Prochot Residency for a given socket.

5.9.2 Function Documentation

5.9.2.1 read_prochot_status()

Get the Prochot Status of the socket with provided socket index.

Given a socket and a pointer to a uint32_t, this function will get the Prochot status as active/1 or inactive/0 Supported platforms: Fam-19h Mod-00h-0Fh, Fam-19h Mod-10h-1Fh, Fam-19h Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to uint32_t to which the Prochot status will be copied

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.9.2.2 read_prochot_residency()

5.9 Prochot 27

Get the Prochot Residency (since the boot time or last read of Prochot Residency) of the socket.

Given a socket and a pointer to a uint32_t, this function will get the Prochot residency as a percentage Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to float to which the Prochot residency will be copied

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.10 Dram and other features Query

Functions

• oob status t read dram throttle (uint8 t soc num, uint32 t *buffer)

Read Dram Throttle will always read the highest percentage value.

· oob status t write dram throttle (uint8 t soc num, uint32 t limit)

Set Dram Throttle value in terms of percentage.

• oob status t read vddio mem power (uint8 t soc num, uint32 t *buffer)

Read VDDIOMem Power returns the estimated VDDIOMem power consumed within the socket.

oob_status_t read_nbio_error_logging_register (uint8_t soc_num, struct nbio_err_log nbio, uint32_t *buffer)
 Read NBIO Error Logging Register.

oob_status_t read_iod_bist (uint8_t soc_num, uint32_t *buffer)

Read IOD Bist status.

oob_status_t read_ccd_bist_result (uint8_t soc_num, uint32_t input, uint32_t *buffer)

Read CCD Bist status. Results are read for each CCD present in the system.

oob_status_t read_ccx_bist_result (uint8_t soc_num, uint32_t value, uint32_t *ccx_bist)

Read CPU Core Complex Bist result. results are read for each Logical CCX instance number and returns a value which is the concatenation of L3 pass status and all cores in the complex(n:0).

• oob_status_t read_cclk_freq_limit (uint8_t soc_num, uint32_t *cclk_freq)

Read CCLK frequency limit for the given socket.

• oob_status_t read_socket_c0_residency (uint8_t soc_num, uint32_t *c0_res)

Read socket C0 residency.

• oob_status_t read_ddr_bandwidth (uint8_t soc_num, struct max_ddr_bw *max_ddr)

Get the Theoretical maximum DDR Bandwidth of the system in GB/s, Current utilized DDR Bandwidth (Read + Write) in GB/s and Current utilized DDR Bandwidth as a percentage of theoretical maximum. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh.

5.10.1 Detailed Description

5.10.2 Function Documentation

5.10.2.1 read dram throttle()

Read Dram Throttle will always read the highest percentage value.

This function will always read the highest percentage value as represented by PROCHOT throttle or write dram throttle. Supported platforms: Fam-19h Mod-00h-0Fh, Fam-19h Mod-10h-1Fh and Fam-1Ah Mod-00h-0Fh.

in	soc_num	Socket index.
out	buffer	is to read the dram throttle in % (0 - 100).

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.10.2.2 write_dram_throttle()

Set Dram Throttle value in terms of percentage.

This function will set the dram throttle of the provided value limit for the given socket. Supported platforms : Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.	
in	limit	that indicates the desired limit as per SSP PPR write can be between 0 to 80% to for a given	
		socket	

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.10.2.3 read_vddio_mem_power()

Read VDDIOMem Power returns the estimated VDDIOMem power consumed within the socket.

This function will read VDDIOMem Power for the given socket Supported platforms: Fam-19h_Mod-00h-0Fh.

Parameters

	in	soc_num	Socket index.
ĺ	out	buffer	is to read VDDIOMem Power.

OOB_SUCCESS	is returned upon successful call.
-------------	-----------------------------------

Return values

Non-zero	is returned upon failure.
----------	---------------------------

5.10.2.4 read_nbio_error_logging_register()

Read NBIO Error Logging Register.

Given a socket, quadrant and register offset as input, this function will read NBIOErrorLogging \leftarrow Register. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in	nbio	nbio_err_log Struct containing nbio quadrant and offset.
out	buffer	is to read NBIOErrorLoggingRegiter(register value).

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.10.2.5 read_iod_bist()

Read IOD Bist status.

This function will read IOD Bist result for the given socket. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

in	soc_num	Socket index.
out	buffer	is to read IODBistResult 0 = Bist pass, 1 = Bist fail

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.10.2.6 read_ccd_bist_result()

Read CCD Bist status. Results are read for each CCD present in the system.

Given a socket bus number and address, Logical CCD instance number as input, this function will read CC \leftarrow DBistResult. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in	input	is a Logical CCD instance number.
out	buffer	is to read CCDBistResult 0 = Bist pass, 1 = Bist fail

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.10.2.7 read_ccx_bist_result()

```
oob_status_t read_ccx_bist_result (
     uint8_t soc_num,
     uint32_t value,
     uint32_t * ccx_bist )
```

Read CPU Core Complex Bist result. results are read for each Logical CCX instance number and returns a value which is the concatenation of L3 pass status and all cores in the complex(n:0).

Given a socket bus number, address, Logical CCX instance number as input, this function will read CCX \leftarrow BistResult. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

in	oc_num	Socket index.
----	--------	---------------

Parameters

in	value	is a Logical CCX instance number. Valid values [0, (k -1)] where k is the number of logical CCX instances.
out	ccx_bist	result is concatenation of bist results for all cores[31:16] in the complex(n:0) L3 bist[15:0], where n num of cores in CCX.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.10.2.8 read_cclk_freq_limit()

Read CCLK frequency limit for the given socket.

This function will read CPU core clock frequency limit for the given socket. Supported platforms : Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
out	cclk_freq	CPU core clock frequency limit [MHz]

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.10.2.9 read_socket_c0_residency()

Read socket C0 residency.

This function will provides average C0 residency across all cores in the socket. 100% specifies that all enabled cores in the socket are runningin C0. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
out	c0_res	is to read Socket C0 residency[%].

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.10.2.10 read_ddr_bandwidth()

```
oob_status_t read_ddr_bandwidth (
          uint8_t soc_num,
          struct max_ddr_bw * max_ddr )
```

Get the Theoretical maximum DDR Bandwidth of the system in GB/s, Current utilized DDR Bandwidth (Read + Write) in GB/s and Current utilized DDR Bandwidth as a percentage of theoretical maximum. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
out	max_ddr	max_ddr_bw struct containing max bandwidth, utilized bandwidth and utilized bandwidth
		percentage.

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.11 using CPUID Register Access

Functions

- oob_status_t esmi_get_vendor_id (uint8_t soc_num, char *vendor_id)
 - Get the number of logical cores per socket.
- oob_status_t esmi_get_processor_info (uint8_t soc_num, struct processor_info *proc_info)

 Get the number of logical cores per socket.
- oob_status_t esmi_get_logical_cores_per_socket (uint8_t soc_num, uint32_t *logical_cores_per_socket)

 Get the number of logical cores per socket.
- oob_status_t esmi_get_threads_per_core (uint8_t soc_num, uint32_t *threads_per_core)

 Get number of threads per core.

5.11.1 Detailed Description

Below function provide interface to read the processor info using CPUID register. output from commmand will be written into the buffer.

5.11.2 Function Documentation

5.11.2.1 esmi_get_vendor_id()

Get the number of logical cores per socket.

Get the processor vendor Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
out	vendor⊷	to get the processor vendor, 12 byte RO value
	_id	

uint32⇔	is returned upon successful call.
_t	

5.11.2.2 esmi_get_processor_info()

Get the number of logical cores per socket.

Get the effective family, model and step_id of the processor. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
out	proc_info	to get family, model & stepping identifier

Return values

uint32⇔	is returned upon successful call.
_t	

5.11.2.3 esmi_get_logical_cores_per_socket()

Get the number of logical cores per socket.

Get the total number of logical cores in a socket. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in,out	logical_cores_per_socket	is returned

Return values

```
logical_cores_per_socket is returned upon successful call.
```

5.11.2.4 esmi_get_threads_per_core()

Get number of threads per core.

Get the number of threads per core. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in,out	threads_per_core	is returned

threads per core	is returned upon successful call.
· · · · · · · · — / · · · — · · · ·	

5.12 SB_RMI Read Processor Register Access

Functions

• oob_status_t esmi_oob_read_msr (uint8_t soc_num, uint32_t thread, uint32_t msraddr, uint64_t *buffer)

Read the MCA MSR register for a given thread.

5.12.1 Detailed Description

Below function provide interface to read the SB-RMI MCA MSR register. output from MCA MSR commmand will be written into the buffer.

5.12.2 Function Documentation

5.12.2.1 esmi_oob_read_msr()

Read the MCA MSR register for a given thread.

Given a thread and SB-RMI register command, this function reads msr value.

Parameters

in	soc_num	Socket index.
in	thread	is a particular thread in the system.
in	msraddr	MCA MSR register to read
out	buffer	is to hold the return output of msr value.

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.13 SB-RMI CPUID Register Access

Functions

• oob_status_t esmi_oob_cpuid (uint8_t soc_num, uint32_t thread, uint32_t *eax, uint32_t *ebx, uint32_t *ecx, uint32_t *edx)

Read CPUID functionality for a particular thread in a system.

• oob_status_t esmi_oob_cpuid_eax (uint8_t soc_num, uint32_t thread, uint32_t fn_eax, uint32_t fn_ecx, uint32_t *eax)

Read eax register on CPUID functionality.

• oob_status_t esmi_oob_cpuid_ebx (uint8_t soc_num, uint32_t thread, uint32_t fn_eax, uint32_t fn_ecx, uint32_t *ebx)

Read ebx register on CPUID functionality.

• oob_status_t esmi_oob_cpuid_ecx (uint8_t soc_num, uint32_t thread, uint32_t fn_eax, uint32_t fn_ecx, uint32_t *ecx)

Read ecx register on CPUID functionality.

oob_status_t esmi_oob_cpuid_edx (uint8_t soc_num, uint32_t thread, uint32_t fn_eax, uint32_t fn_eax, uint32_t *edx)

Read edx register on CPUID functionality.

• oob_status_t read_max_threads_per_l3 (uint8_t soc_num, uint32_t *threads_l3)

Read max threads per L3 cache.

5.13.1 Detailed Description

Below function provide interface to get the CPUID access via the SBRMI.

Output from CPUID commmand will be written into registers eax, ebx, ecx and edx.

5.13.2 Function Documentation

5.13.2.1 esmi_oob_cpuid()

```
oob_status_t esmi_oob_cpuid (
    uint8_t soc_num,
    uint32_t thread,
    uint32_t * eax,
    uint32_t * ebx,
    uint32_t * ecx,
    uint32_t * edx )
```

Read CPUID functionality for a particular thread in a system.

Given a thread, eax as function input and ecx as extended function input. this function will get the cpuid details for a particular thread in a pointer to eax, ebx, ecx, edx

in	soc_num	Socket index.	
in	thread	is a particular thread in the system.	Generated by Doxygen
in,out	eax	a pointer uint32_t to get eax value	deficiated by boxygen
out	ebx	a pointer uint32_t to get ebx value	
in, out	ecx	a pointer uint32_t to get ecx value	

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.13.2.2 esmi_oob_cpuid_eax()

```
oob_status_t esmi_oob_cpuid_eax (
    uint8_t soc_num,
    uint32_t thread,
    uint32_t fn_eax,
    uint32_t fn_ecx,
    uint32_t * eax )
```

Read eax register on CPUID functionality.

Given a thread, fn_eax as function and fn_ecx as extended function input, this function will get the cpuid details for a particular thread at eax.

Parameters

in	soc_num	Socket index.
in	thread	is a particular thread in the system.
in	fn_eax	cpuid function
in	fn_ecx	cpuid extended function
out	eax	is to read eax from cpuid functionality.

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.13.2.3 esmi_oob_cpuid_ebx()

```
oob_status_t esmi_oob_cpuid_ebx (
    uint8_t soc_num,
    uint32_t thread,
    uint32_t fn_eax,
    uint32_t fn_ecx,
    uint32_t * ebx )
```

Read ebx register on CPUID functionality.

Given a thread, fn_eax as function and fn_ecx as extended function input, this function will get the cpuid details for a particular thread at ebx.

Parameters

in	soc_num	Socket index.
in	thread	is a particular thread in the system.
in	fn_eax	cpuid function
in	fn_ecx	cpuid extended function
out	ebx	is to read ebx from cpuid functionality.

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.13.2.4 esmi_oob_cpuid_ecx()

Read ecx register on CPUID functionality.

Given a thread, fn_eax as function and fn_ecx as extended function input, this function will get the cpuid details for a particular thread at ecx.

Parameters

in	soc_num	Socket index.
in	thread	is a particular thread in the system.
in	fn_eax	cpuid function
in	fn_ecx	cpuid extended function
out	ecx	is to read ecx from cpuid functionality.

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.13.2.5 esmi_oob_cpuid_edx()

```
uint32_t thread,
uint32_t fn_eax,
uint32_t fn_ecx,
uint32_t * edx )
```

Read edx register on CPUID functionality.

Given a thread, fn_eax as function and fn_ecx as extended function input, this function will get the cpuid details for a particular thread at edx.

Parameters

in	soc_num	Socket index.
in	thread	is a particular thread in the system.
in	fn_eax	cpuid function
in	fn_ecx	cpuid extended function
out	edx	is to read edx from cpuid functionality.

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.13.2.6 read_max_threads_per_l3()

Read max threads per L3 cache.

Reads max threads per L3 cache.

Parameters

in	soc_num	Socket index.
out	threads⊷	threads per L3 cache.
	_/3	

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14 SB-RMI Register Read Byte Protocol

Functions

• oob status t read sbrmi revision (uint8 t soc num, uint8 t *buffer)

Read revision from SB_RMI register command. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob status t read sbrmi control (uint8 t soc num, uint8 t *buffer)

Read Control byte from SB_RMI register command. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob status t read sbrmi status (uint8 t soc num, uint8 t *buffer)

Read one byte of Status value from SB_RMI register command. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t read_sbrmi_readsize (uint8_t soc_num, uint8_t *buffer)

This register specifies the number of bytes to return when using the block read protocol to read SBRMI← _x[4F:10]. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t read_sbrmi_threadenablestatus (uint8_t soc_num, uint8_t *buffer)

Read one byte of Thread Status from SB_RMI register command. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob_status_t read_sbrmi_multithreadenablestatus (uint8_t soc_num, uint8_t *buffer)

Read one byte of Thread Status from SB_RMI register command. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob status t read sbrmi swinterrupt (uint8 t soc num, uint8 t *buffer)

This register is used by the SMBus master to generate an interrupt to the processor to indicate that a message is available.. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob status t read sbrmi threadnumber (uint8 t soc num, uint8 t *buffer)

This register indicates the maximum number of threads present. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t read_sbrmi_mp0_msg (uint8_t soc_num, uint8_t *buffer)

This register will read the message running on the MP0. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t read_sbrmi_alert_status (uint8_t soc_num, uint8_t num_of_alert_status_reg, uint8_t **buffer)

This function will read bit vector for all the threads. Value of 1 indicates MCE occured for the thread and is set by hardware. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t read_sbrmi_alert_mask (uint8_t soc_num, uint8_t num_of_alert_mask_reg, uint8_t **buffer)

This function will read bit vector for all the threads. Value of 1 indicates alert signaling disabled for corresponding SBRMI::AlertStatus[MceStat] for the thread. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob status t read sbrmi inbound msg (uint8 t soc num, uint8 t *buffer)

This register will read the inbound message. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t read_sbrmi_outbound_msg (uint8_t soc_num, uint8_t *buffer)

This register will read the outbound message. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t read_sbrmi_threadnumberlow (uint8_t soc_num, uint8_t *buffer)

This register indicates the low part of maximum number of threads. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob status t read sbrmi threadnumberhi (uint8 t soc num, uint8 t *buffer)

This register indicates the upper part of maximum number of threads. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t read_sbrmi_thread_cs (uint8_t soc_num, uint8_t *buffer)

This register is used to read the thread cs. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t read_sbrmi_ras_status (uint8_t soc_num, uint8_t *buffer)

This register will read the ras status. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t clear_sbrmi_ras_status (uint8_t soc_num, uint8_t buffer)

This API will clear ras status register. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t esmi_get_threads_per_socket (uint8_t soc_num, uint32_t *threads_per_socket)

Get the number of threads per socket.

Variables

- const uint8_t thread_en_reg_v10 [MAX_THREAD_REG_V10]
 - thread enable register revision 0x10
- const uint8_t thread_en_reg_v20 [MAX_THREAD_REG_V20]

thread enable register revision 0x20

- const uint8_t alert_status [MAX_ALERT_REG]
 - alert status register
- const uint8_t alert_mask [MAX_ALERT_REG]

alert mask

5.14.1 Detailed Description

The SB-RMI registers can be read or written from the SMBus interface using the SMBus defined PEC-optional Read Byte and Write Byte protocols with the SB-RMI register number in the command byte.

5.14.2 Function Documentation

5.14.2.1 read_sbrmi_alert_status()

This function will read bit vector for all the threads. Value of 1 indicates MCE occured for the thread and is set by hardware. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

in	soc_num	Socket index.
in	num_of_alert_status_reg	number of alert status registers.
in,out	buffer	a pointer to read all "num_of_alert_status_reg" of alert status registers. Buffer length should be equal to "num_of_alert_status_reg" value.

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.2 read_sbrmi_alert_mask()

This function will read bit vector for all the threads. Value of 1 indicates alert signaling disabled for corresponding $S \hookrightarrow BRMI::AlertStatus[MceStat]$ for the thread. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in	num_of_alert_mask_reg	number of alert mask registers.
in,out	buffer	a pointer to read all "num_of_alert_mask_reg" of alert mask registers. Buffer length should be equal to "num_of_alert_mask_reg" value.

Return values

OOB_SUCCESS	is returned upon successful call.
None-zero	is returned upon failure.

5.14.2.3 clear_sbrmi_ras_status()

This API will clear ras status register. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in	buffer	bit mask to clear ras status bits

OOB_SUCCESS	is returned upon successful call.

Return values

Non-zero	is returned upon failure.
----------	---------------------------

5.14.2.4 esmi_get_threads_per_socket()

Get the number of threads per socket.

Get the total number of threads in a socket.

Parameters

in	soc_num	Socket index.
in,out	threads_per_socket	is returned

Return values

threads_per_socket	is returned upon successful call.
--------------------	-----------------------------------

5.14.3 Variable Documentation

5.14.3.1 thread_en_reg_v10

```
const uint8_t thread_en_reg_v10
```

thread enable register revision 0x10

Read one byte from a given SB_RMI register number provided socket index and buffer to get the read data for a particular SB-RMI command register.

Given a socket index <code>socket_ind</code> and a pointer to hold the output at uint8_t <code>buffer</code>, this function will get the value from a particular command of SB_RMI register.

in	soc_num	Socket uindex.
in,out	buffer	a pointer to a uint8_t that indicates value to hold

OOB_SUCCESS	is returned upon successful call.	
Non-zero	is returned upon failure. This value specifies the APML specification revision that the	
	product is compliant to. $0x10 = 1.0x$ Revision. thread enable register revision $0x10$	

5.15 SBTSI Register Read Byte Protocol

Functions

• oob status t read sbtsi cpuinttemp (uint8 t soc num, uint8 t *buffer)

integer CPU temperature value The CPU temperature is calculated by adding the CPU temperature offset(S← BTSI::CpuTempOffInt, SBTSI::CpuTempOffDec) to the processor control temperature (Tctl). SBTSI::CpuTempInt and SBTSI::CpuTempDec combine to return the CPU temperature. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob status t read sbtsi status (uint8 t soc num, uint8 t *buffer)

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0, the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples. Supported platforms : Fam-19h Mod-00h-0Fh, Fam-19h Mod-10h-1Fh, Fam-19h Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

• oob status t read sbtsi config (uint8 t soc num, uint8 t *buffer)

The bits in this register are Read-only and can be written by Writing to the corresponding bits in SBTSI←::ConfigWr Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob status t read sbtsi updaterate (uint8 t soc num, float *buffer)

This register value specifies the rate at which CPU temperature is compared against the temperature thresholds to determine if an alert event has occurred. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t write_sbtsi_updaterate (uint8_t soc_num, float uprate)

This register value specifies the rate at which CPU temperature is compared against the temperature thresholds to determine if an alert event has occurred. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob_status_t read_sbtsi_hitempint (uint8_t soc_num, uint8_t *buffer)

This value specifies the integer portion of the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is greater than or equal to the threshold. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t read_sbtsi_lotempint (uint8_t soc_num, uint8_t *buffer)

This value specifies the integer portion of the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is less than or equal to the threshold Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t read_sbtsi_configwrite (uint8_t soc_num, uint8_t *buffer)

This register provides write access to SBTSI::Config Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob_status_t read_sbtsi_cputempdecimal (uint8_t soc_num, float *buffer)

The value returns the decimal portion of the CPU temperature Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob status t read sbtsi cputempoffint (uint8 t soc num, uint8 t *temp int)

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to specify the CPU temperature offset Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob_status_t read_sbtsi_cputempoffdec (uint8_t soc_num, float *temp dec)

This value specifies the decimal/fractional portion of the CPU temperature offset added to Tctl to calculate the CPU temperature. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

• oob status t read sbtsi hitempdecimal (uint8 t soc num, float *temp dec)

This value specifies the decimal portion of the high temperature threshold. Supported platforms \leftarrow : Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob status t read sbtsi lotempdecimal (uint8 t soc num, float *temp dec)

value specifies the decimal portion of the low temperature threshold. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob_status_t read_sbtsi_timeoutconfig (uint8_t soc_num, uint8_t *timeout)

value specifies 0=SMBus defined timeout support disabled. 1=SMBus defined timeout support enabled. SMBus timeout enable. If SB-RMI is in use, SMBus timeouts should be enabled or disabled in a consistent manner on both interfaces. SMBus defined timeouts are not disabled for SB-RMI when this bit is set to 0. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob status t read sbtsi alertthreshold (uint8 t soc num, uint8 t *samples)

Specifies the number of consecutive CPU temperature samples for which a temperature alert condition needs to remain valid before the corresponding alert bit is set. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob status t read sbtsi alertconfig (uint8 t soc num, uint8 t *mode)

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0 , the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples. Supported platforms \leftarrow : Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob status t read sbtsi manufid (uint8 t soc num, uint8 t *man id)

Returns the AMD manufacture ID Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob_status_t read_sbtsi_revision (uint8_t soc_num, uint8_t *rivision)

Specifies the SBI temperature sensor interface revision Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t sbtsi_get_cputemp (uint8_t soc_num, float *cpu_temp)

CPU temperature value The CPU temperature is calculated by adding SBTSI::CpuTempInt and SBTSI::CpuTempDec combine to return the CPU temperature. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t sbtsi_get_temp_status (uint8_t soc_num, uint8_t *loalert, uint8_t *hialert)

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0, the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples. Supported platforms : Fam-19h Mod-00h-0Fh, Fam-19h Mod-10h-1Fh, Fam-19h Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

• oob_status_t sbtsi_get_config (uint8_t soc_num, uint8_t *al_mask, uint8_t *run_stop, uint8_t *read_ord, uint8_t *ara)

The bits in this register are Read-only and can be written by Writing to the corresponding bits in SBTSI←::ConfigWr Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

oob_status_t sbtsi_set_configwr (uint8_t soc_num, uint8_t mode, uint8_t config_mask)

The bits in this register are defined sbtsi_config_write and can be written by writing to the corresponding bits in SB← TSI::ConfigWr Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob_status_t sbtsi_get_timeout (uint8_t soc_num, uint8_t *timeout_en)

To verify if timeout support enabled or disabled Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob status t sbtsi set timeout config (uint8 t soc num, uint8 t mode)

To enable/disable timeout support Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

· oob status t sbtsi set hitemp threshold (uint8 t soc num, float hitemp thr)

This value set the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is greater than or equal to the threshold. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t sbtsi_set_lotemp_threshold (uint8_t soc_num, float lotemp_thr)

This value set the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is less than or equal to the threshold. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t sbtsi_get_hitemp_threshold (uint8_t soc_num, float *hitemp_thr)

This value specifies the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is greater than or equal to the threshold. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t sbtsi_get_lotemp_threshold (uint8_t soc_num, float *lotemp_thr)

This value specifies the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is less than or equal to the threshold. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob_status_t read_sbtsi_cputempoffset (uint8_t soc_num, float *temp_offset)

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to specify the CPU temperature offset Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

· oob status t write sbtsi cputempoffset (uint8 t soc num, float temp offset)

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to set the CPU temperature offset Supported platforms: Fam-19h Mod-00h-0Fh, Fam-19h Mod-10h-1Fh, Fam-19h Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

• oob status t sbtsi set alert threshold (uint8 t soc num, uint8 t samples)

Specifies the number of consecutive CPU temperature samples for which a temperature alert condition needs to remain valid before the corresponding alert bit is set. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

· oob status t sbtsi set alert config (uint8 t soc num, uint8 t mode)

Alert comparator mode enable Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

5.15.1 Detailed Description

Below functions provide interface to read one byte from the SB-TSI register and output is from a given SB_TSI register command.

5.15.2 Function Documentation

5.15.2.1 read_sbtsi_cpuinttemp()

integer CPU temperature value The CPU temperature is calculated by adding the CPU temperature offset(S← BTSI::CpuTempOffInt, SBTSI::CpuTempOffDec) to the processor control temperature (Tctl). SBTSI::CpuTempInt and SBTSI::CpuTempDec combine to return the CPU temperature. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h Mod-10h-1Fh, Fam-19h Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

This field returns the integer portion of the CPU temperature

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to hold the cpu temperature

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.2 read_sbtsi_status()

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0 , the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to hold the cpu temperature

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.3 read_sbtsi_config()

The bits in this register are Read-only and can be written by Writing to the corresponding bits in SBTSI

::ConfigWr Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to hold the cpu temperature

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.4 read_sbtsi_updaterate()

This register value specifies the rate at which CPU temperature is compared against the temperature thresholds to determine if an alert event has occurred. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to hold the cpu temperature

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.5 write_sbtsi_updaterate()

This register value specifies the rate at which CPU temperature is compared against the temperature thresholds to determine if an alert event has occurred. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in	uprate	value to write in raw format

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.6 read_sbtsi_hitempint()

This value specifies the integer portion of the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is greater than or equal to the threshold. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to hold the integer part of high cpu temp

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.7 read_sbtsi_lotempint()

This value specifies the integer portion of the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is less than or equal to the threshold Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to hold the integer part of low cpu temp

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.8 read_sbtsi_configwrite()

This register provides write access to SBTSI::Config Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to hold the configuraion

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.9 read_sbtsi_cputempdecimal()

The value returns the decimal portion of the CPU temperature Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in,out	buffer	a pointer to hold the cpu temperature decimal

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.10 read_sbtsi_cputempoffint()

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to specify the CPU temperature offset Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

in	soc_num	Socket index.
in,out	temp_int	a pointer to hold the cpu offset interger

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.11 read_sbtsi_cputempoffdec()

This value specifies the decimal/fractional portion of the CPU temperature offset added to Tctl to calculate the CPU temperature. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in,out	temp_dec	a pointer to hold the cpu offset decimal

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.12 read_sbtsi_hitempdecimal()

This value specifies the decimal portion of the high temperature threshold. Supported platforms \leftarrow : Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in,out	temp_dec	a pointer to hold the decimal part of cpu high temp

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.13 read_sbtsi_lotempdecimal()

value specifies the decimal portion of the low temperature threshold. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in,out	temp_dec	a pointer to hold the decimal part of cpu low temperature

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.14 read_sbtsi_timeoutconfig()

value specifies 0=SMBus defined timeout support disabled. 1=SMBus defined timeout support enabled. SMBus timeout enable. If SB-RMI is in use, SMBus timeouts should be enabled or disabled in a consistent manner on both interfaces. SMBus defined timeouts are not disabled for SB-RMI when this bit is set to 0. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in,out	timeout	a pointer to hold the cpu timeout configuration

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.15 read_sbtsi_alertthreshold()

```
oob_status_t read_sbtsi_alertthreshold (
```

```
uint8_t soc_num,
uint8_t * samples )
```

Specifies the number of consecutive CPU temperature samples for which a temperature alert condition needs to remain valid before the corresponding alert bit is set. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in,out	samples	a pointer to hold the cpu temperature alert threshold

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.16 read_sbtsi_alertconfig()

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0, the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in,out	mode	a pointer to hold the cpu temperature alert configuration

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.17 read_sbtsi_manufid()

Returns the AMD manufacture ID Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in,out	man_id	a pointer to hold the manufacture id

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.18 read_sbtsi_revision()

Specifies the SBI temperature sensor interface revision Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in,out	rivision	a pointer to hold the cpu temperature revision

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.19 sbtsi_get_cputemp()

CPU temperature value The CPU temperature is calculated by adding SBTSI::CpuTempInt and SBTS ← I::CpuTempDec combine to return the CPU temperature. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

in	soc_num	Socket index.
in, out	cpu_temp	a pointer to get temperature of the CPU

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.20 sbtsi_get_temp_status()

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0, the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in,out	loalert	1=> CPU temp is less than or equal to low temperature threshold for consecutive
		samples
in,out	hialert	1=> CPU temp is greater than or equal to high temperature threshold for consecutive
		samples

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.21 sbtsi_get_config()

```
oob_status_t sbtsi_get_config (
    uint8_t soc_num,
    uint8_t * al_mask,
    uint8_t * run_stop,
    uint8_t * read_ord,
    uint8_t * ara )
```

The bits in this register are Read-only and can be written by Writing to the corresponding bits in SBTSI \leftarrow ::ConfigWr Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

in	soc_num	Socket index.	ļ

Parameters

in, out	al_mask	0=> ALERT_L pin enabled. 1=> ALERT_L pin disabled and does not assert.	
in,out	run_stop	top 0=> Updates to CpuTempInt and CpuTempDec and alert comparisons are enabled.	
		1=> Updates are disabled and alert comparisons are disabled.	
in,out	read_ord	read_ord 0=> Reading CpuTempInt causes the satate of CpuTempDec to be latched. 1=>	
		Reading CpuTempInt causes the satate of CpuTempDec to be latched.	
in,out	ara	1=> ARA response disabled.	

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.22 sbtsi_set_configwr()

The bits in this register are defined sbtsi_config_write and can be written by writing to the corresponding bits in SBTSI::ConfigWr Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

NOTE: Currently testing is not done for this API.

Parameters

in	soc_num	Socket index.
in	mode	value to update 0 or 1
in	config_mask	which bit need to update

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.23 sbtsi_get_timeout()

To verify if timeout support enabled or disabled Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

60 Module Documentation

Parameters

in	soc_num	Socket index.
in,out	timeout_en	0=>SMBus defined timeout support disabled.

1=SMBus defined timeout support enabled. SMBus timeout enable. If SB-RMI is in use, SMBus timeouts should be enabled or disabled in a consistent manner on both interfaces. SMBus defined timeouts are not disabled for SB-RMI when this bit is set to 0.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.24 sbtsi_set_timeout_config()

To enable/disable timeout support Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in	mode	0=>SMBus defined timeout support disabled.

1=>SMBus defined timeout support enabled. SMBus timeout enable. If SB-RMI is in use, SMBus timeouts should be enabled or disabled in a consistent manner on both interfaces. SMBus defined timeouts are not disabled for SB-RMI when this bit is set to 0.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.25 sbtsi_set_hitemp_threshold()

This value set the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is greater than or equal to the threshold. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in	hitemp_thr	Specifies the high temperature threshold

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.26 sbtsi_set_lotemp_threshold()

This value set the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is less than or equal to the threshold. Supported platforms: Fam-19h Mod-00h-0Fh, Fam-19h Mod-10h-1Fh, Fam-19h Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in	lotemp_thr	Specifies the low temperature threshold

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.27 sbtsi_get_hitemp_threshold()

This value specifies the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is greater than or equal to the threshold. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in	hitemp_thr	Specifies the high temperature threshold

62 Module Documentation

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.28 sbtsi_get_lotemp_threshold()

This value specifies the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is less than or equal to the threshold. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in,out	lotemp_thr	Get the low temperature threshold

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.29 read_sbtsi_cputempoffset()

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to specify the CPU temperature offset Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in, out	temp_offset	to get the offset value for temperature

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.30 write_sbtsi_cputempoffset()

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to set the CPU temperature offset Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in	temp_offset	to set the offset value for temperature

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.31 sbtsi_set_alert_threshold()

Specifies the number of consecutive CPU temperature samples for which a temperature alert condition needs to remain valid before the corresponding alert bit is set. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in	samples	Number of samples 0h: 1 sample 6h-1h: (value + 1) sample 7h: 8 sample

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

5.15.2.32 sbtsi_set_alert_config()

```
oob\_status\_t sbtsi\_set\_alert\_config (
```

Module Documentation

```
uint8_t soc_num,
uint8_t mode )
```

Alert comparator mode enable Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in	mode	0=> SBTSI::Status[TempHighAlert] & SBTSI::Status[TempLowAlert] are read-clear. 1=>
		SBTSI::Status[TempHighAlert] & SBTSI::Status[TempLowAlert] are read-only. ARA response
		disabled.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

Chapter 6

Data Structure Documentation

6.1 action_payload Struct Reference

data for the action payload. Members contatin pay load, ofset, repair entry number.

```
#include <esmi_mailbox_nda.h>
```

Data Fields

- uint16_t pay_load
 - 2 byte data payload
- uint8_t offset: 5
 - 2 byte offset
- uint8_t repair_entry_num: 3

repair entry number

6.1.1 Detailed Description

data for the action payload. Members contatin pay load, ofset, repair entry number.

The documentation for this struct was generated from the following file:

· esmi_mailbox_nda.h

6.2 apml_encodings Struct Reference

APML link ID encodings for legacy platforms and MI300A. Structure contains the following members. Link ID encoding value and its name. MI300A APML Link ID Encoding: 00000011b: P2 00000100b: P3 00001000b: G0 00001001b: G1 00001010b: G2 00001011b: G3 00001100b: G4 00001101b: G5 00001110b: G6 00001111b: G7 For other platforms the APML Link ID Encoding: 00000001b: P0 00000010b: P1 00000100b: P2 00001000b: P3 00010000b: G0 00100000b: G1 01000000b: G2 10000000b: G3.

```
#include <apml_common.h>
```

• uint8_t val

Link ID encoding value.

• char name [3]

Link ID encoding name.

6.2.1 Detailed Description

APML link ID encodings for legacy platforms and MI300A. Structure contains the following members. Link ID encoding value and its name. MI300A APML Link ID Encoding: 00000011b: P2 00000100b: P3 00001000b: G0 00001001b: G1 00001010b: G2 00001011b: G3 00001100b: G4 00001101b: G5 00001110b: G6 00001111b: G7 For other platforms the APML Link ID Encoding: 00000001b: P0 00000010b: P1 00000100b: P2 00001000b: P3 00010000b: G0 00100000b: G1 01000000b: G2 10000000b: G3.

The documentation for this struct was generated from the following file:

· apml common.h

6.3 dimm_power Struct Reference

DIMM power(mW), update rate(ms) and dimm address.

```
#include <esmi_mailbox.h>
```

Data Fields

uint16 t power: 15

Dimm power consumption.

uint16_t update_rate: 9

update rate in ms

· uint8_t dimm_addr

Dimm address.

6.3.1 Detailed Description

DIMM power(mW), update rate(ms) and dimm address.

The documentation for this struct was generated from the following file:

esmi_mailbox.h

6.4 dimm_spd_d_in Struct Reference

dimm_spd_d_in: strucutre contains following memebers to be passed as input, to get 4 byte DIMM spd register data

```
#include <esmi_mailbox.h>
```

```
    uint8_t dimm_addr
        DIMM address.
    uint8_t lid: 4
        local identifier of device
    uint16_t reg_offset: 11
        Register offset in given register space.
    uint8_t reg_space: 1
        Register space, Volatile:0, NVM:1.
    uint8_t rsvd
```

6.4.1 Detailed Description

reserved

dimm_spd_d_in: strucutre contains following memebers to be passed as input, to get 4 byte DIMM spd register data

The documentation for this struct was generated from the following file:

• esmi_mailbox.h

6.5 dimm_thermal Struct Reference

DIMM thermal sensor (degree C), update rate and dimm address.

```
#include <esmi_mailbox.h>
```

Data Fields

```
    uint16_t sensor: 11
        Dimm thermal sensor.

    uint16_t update_rate: 9
        update rate in ms

    uint8_t dimm_addr
    Dimm address.
```

6.5.1 Detailed Description

 \mbox{DIMM} thermal sensor (degree C), update rate and dimm address.

The documentation for this struct was generated from the following file:

esmi_mailbox.h

6.6 dpm_level Struct Reference

Max and min LCK DPM level on a given NBIO ID. Valid Max and min DPM level values are 0 - 1.

```
#include <esmi_mailbox.h>
```

Data Fields

```
    uint8_t max_dpm_level
        Max LCLK DPM level [0 - 1].
    uint8_t min_dpm_level
        Min LCLK DPM level [0 - 1].
```

6.6.1 Detailed Description

Max and min LCK DPM level on a given NBIO ID. Valid Max and min DPM level values are 0 - 1.

The documentation for this struct was generated from the following file:

· esmi_mailbox.h

6.7 freq_limits Struct Reference

struct containing max frequency and min frequencey limit

```
#include <rmi_mailbox_mi300.h>
```

Data Fields

```
    uint16_t max
        Max clock frequency.

    uint16_t min
        Min clock frequency.
```

6.7.1 Detailed Description

struct containing max frequency and min frequencey limit

The documentation for this struct was generated from the following file:

• rmi_mailbox_mi300.h

6.8 get_ras_action_data_in Struct Reference

data input for the get BMC RAS action status. Members contatin repair entry number and ras action id.

```
#include <esmi_mailbox_nda.h>
```

Data Fields

- struct status_query_payload pay_load
 It contains repair entry number.
- uint8_t ras_action_id: 4
 RAS action id.

6.8.1 Detailed Description

data input for the get BMC RAS action status. Members contatin repair entry number and ras action id.

The documentation for this struct was generated from the following file:

· esmi_mailbox_nda.h

6.9 hbm_device_info Struct Reference

struct containing device vendor, part number and total memory size in GBs.

```
#include <rmi_mailbox_mi300.h>
```

Data Fields

- uint8_t dev_vendor
 - device vendor
- uint8_t part_num
 - part number
- uint16_t total_mem

total memory size(GBs)

6.9.1 Detailed Description

struct containing device vendor, part number and total memory size in GBs.

The documentation for this struct was generated from the following file:

• rmi_mailbox_mi300.h

6.10 host_status Struct Reference

struct containing power management controlling status, driving running status.

```
#include <rmi_mailbox_mi300.h>
```

Data Fields

```
    uint8_t controller_status: 1
        power mangagement controller status

    uint8_t driver_status: 1
        driver running status
```

6.10.1 Detailed Description

struct containing power management controlling status, driving running status.

The documentation for this struct was generated from the following file:

• rmi_mailbox_mi300.h

6.11 | lclk_dpm_level_range Struct Reference

Max and Min Link frequency clock (LCLK) DPM level on a socket. 8 bit NBIO ID, dpm_level struct containing 8 bit max DPM level, 8 bit min DPM level.

```
#include <esmi_mailbox.h>
```

Data Fields

```
    uint8_t nbio_id
        NBIOD id (8 bit data [0 - 3])
    struct dpm_level dpm
        struct with max dpm, min dpm levels
```

6.11.1 Detailed Description

Max and Min Link frequency clock (LCLK) DPM level on a socket. 8 bit NBIO ID, dpm_level struct containing 8 bit max DPM level, 8 bit min DPM level.

The documentation for this struct was generated from the following file:

esmi_mailbox.h

6.12 link_id_bw_type Struct Reference

APML LINK ID and Bandwidth type Information.lt contains APML LINK ID Encoding. Non-MI300 Platforms Valid Link ID encodings are 1(P0), 2(P1), 4(P2), 8(P3), 16(G0), 32(G1), 64(G2), 128(G3). Valid APML MI300 APML LINK ID Encoding. Valid Link ID encodings are 3(P2), 4(P3), 8(G0), 9(G1), 10(G2), 11(G3), 12(G4), 13(G5), 14(G6), 15(G7). IO Bandwidth types 1(Aggregate_BW), 2 (Read BW), 4 (Write BW).

```
#include <esmi mailbox.h>
```

Data Fields

apml_io_bw_encoding bw_type
 Bandwidth Type Information [1, 2, 4].

· uint8 t link id

Link ID [3,4,8,9,10,11,12,13,14,15] for MI300 platforms.

6.12.1 Detailed Description

APML LINK ID and Bandwidth type Information.It contains APML LINK ID Encoding. Non-MI300 Platforms Valid Link ID encodings are 1(P0), 2(P1), 4(P2), 8(P3), 16(G0), 32(G1), 64(G2), 128(G3). Valid APML MI300 APML LINK ID Encoding. Valid Link ID encodings are 3(P2), 4(P3), 8(G0), 9(G1), 10(G2), 11(G3), 12(G4), 13(G5), 14(G6), 15(G7). IO Bandwidth types 1(Aggregate_BW), 2 (Read BW), 4 (Write BW).

6.12.2 Field Documentation

6.12.2.1 link id

```
uint8_t link_id_bw_type::link_id
```

Link ID [3,4,8,9,10,11,12,13,14,15] for MI300 platforms.

Link ID [1,2,4,8,16,32,64,128] for Non-MI300 platforms

The documentation for this struct was generated from the following file:

· esmi mailbox.h

6.13 max_ddr_bw Struct Reference

Structure for Max DDR bandwidth and utilization. It contains max bandwidth(12 bit data) in GBps, current utilization bandwidth(12 bit data) in GBps, current utilized bandwidth(8 bit data) in percentage.

```
#include <esmi_mailbox.h>
```

```
    uint16_t max_bw: 12
        Max Bandwidth (12 bit data)
    uint16_t utilized_bw: 12
        Utilized Bandwidth (12 bit data)
    uint8_t utilized_pct
        Utilized Bandwidth percentage.
```

6.13.1 Detailed Description

Structure for Max DDR bandwidth and utilization. It contains max bandwidth(12 bit data) in GBps, current utilization bandwidth(12 bit data) in GBps, current utilized bandwidth(8 bit data) in percentage.

The documentation for this struct was generated from the following file:

• esmi_mailbox.h

6.14 max_mem_bw Struct Reference

Structure for Max DDR/HBM bandwidth and utilization. It contains max bandwidth(16 bit data) in GBps, current utilization bandwidth(Read+Write)(16 bit data) in GBps.

```
#include <rmi_mailbox_mi300.h>
```

Data Fields

```
    uint16_t max_bw
        Max Bandwidth (16 bit data)

    uint16_t utilized_bw
```

Utilized Bandwidth (16 bit data)

6.14.1 Detailed Description

Structure for Max DDR/HBM bandwidth and utilization. It contains max bandwidth(16 bit data) in GBps, current utilization bandwidth(Read+Write)(16 bit data) in GBps.

The documentation for this struct was generated from the following file:

• rmi mailbox mi300.h

6.15 mca_bank Struct Reference

MCA bank information. It contains 16 bit Index for MCA Bank and 16 bit offset.

```
#include <esmi_mailbox.h>
```

- uint16_t offset
 Offset with in MCA Bank.
- uint16_t index

Index of MCA Bank.

6.15.1 Detailed Description

MCA bank information. It contains 16 bit Index for MCA Bank and 16 bit offset.

The documentation for this struct was generated from the following file:

• esmi_mailbox.h

6.16 mclk_fclk_pstates Struct Reference

struct containing memory clock and fabric clock pstate mappings.

```
#include <rmi_mailbox_mi300.h>
```

Data Fields

uint16_t mem_clk
 memory clock frequency in MHz

uint16_t f_clk

fabric clock frequnecy in MHz

6.16.1 Detailed Description

struct containing memory clock and fabric clock pstate mappings.

The documentation for this struct was generated from the following file:

• rmi_mailbox_mi300.h

6.17 nbio_err_log Struct Reference

NBIO quadrant(8 bit data) and NBIO register offset(24 bit) data.

```
#include <esmi_mailbox.h>
```

```
    uint8_t quadrant
        < NBIO quadrant data</li>
    uint32_t offset: 24
        < NBIO register offset (24 bit data)</li>
```

6.17.1 Detailed Description

NBIO quadrant(8 bit data) and NBIO register offset(24 bit) data.

The documentation for this struct was generated from the following file:

· esmi_mailbox.h

6.18 oob_config_d_in Struct Reference

Configure oob state infrastructure in SoC. structure consists of mca_oob_misc0_ec_enable, dram_cecc_oob_ec ← _mode, dram_cecc_leak_rate, pcie_err_reporting_en and core_mca_err_reporting_en.

```
#include <esmi_mailbox.h>
```

Data Fields

```
    uint8_t mca_oob_misc0_ec_enable: 1
        Enable: 0 = disable, 1 = enable.
    uint8_t dram_cecc_oob_ec_mode: 2
    uint8_t dram_cecc_leak_rate: 5
        Valid values are 00 - 1Fh.
    uint8_t pcie_err_reporting_en: 1
        0 disable and 1 for enable
    uint8_t core_mca_err_reporting_en: 1
        0 disable and 1 for enable
```

6.18.1 Detailed Description

Configure oob state infrastructure in SoC. structure consists of mca_oob_misc0_ec_enable, dram_cecc_oob_ec ← _mode, dram_cecc_leak_rate, pcie_err_reporting_en and core_mca_err_reporting_en.

6.18.2 Field Documentation

6.18.2.1 mca_oob_misc0_ec_enable

uint8_t oob_config_d_in::mca_oob_misc0_ec_enable

Enable: 0 = disable, 1 = enable.

MCA OOB MISC0 Error Counter

6.18.2.2 dram_cecc_oob_ec_mode

uint8_t oob_config_d_in::dram_cecc_oob_ec_mode

DRAM CECC OOB error counter mode 00 = disable, 01 enable in noleak mode, 10 = enable in leak mode and 11 is reserved

6.18.2.3 dram_cecc_leak_rate

uint8_t oob_config_d_in::dram_cecc_leak_rate

Valid values are 00 - 1Fh.

DRAM CECC OOB leak rate.

6.18.2.4 pcie_err_reporting_en

uint8_t oob_config_d_in::pcie_err_reporting_en

0 disable and 1 for enable

PCIe OOB error reporting enable

6.18.2.5 core_mca_err_reporting_en

uint8_t oob_config_d_in::core_mca_err_reporting_en

0 disable and 1 for enable

Core MCA OOB error reporting enable

The documentation for this struct was generated from the following file:

· esmi_mailbox.h

6.19 pci_address Struct Reference

PCI address information .PCI address includes 4 bit segment, 12 bit aligned offset, 8 bit bus, 5 bit device info and 3 bit function.

#include <esmi_mailbox.h>

```
uint8_t func: 3
function (3 bit data)
uint8_t device: 5
device info (5 bit data)
uint8_t bus
bus (8 bit data)
uint16_t offset: 12
offset address (12 bit data)
uint8_t segment: 4
segment (4 bit data)
```

6.19.1 Detailed Description

PCI address information .PCI address includes 4 bit segment, 12 bit aligned offset, 8 bit bus, 5 bit device info and 3 bit function.

The documentation for this struct was generated from the following file:

• esmi_mailbox.h

6.20 processor_info Struct Reference

```
Read Proccessor Info.
```

```
#include <esmi_cpuid_msr.h>
```

Data Fields

uint32_t family
 Processor Family in hexa.
 uint32_t model

Processor Model in hexa.

• uint32_t step_id

Stepping Identifier in hexa.

6.20.1 Detailed Description

Read Proccessor Info.

The documentation for this struct was generated from the following file:

esmi_cpuid_msr.h

6.21 pstate_freq Struct Reference

DF P-state frequency.It includes mem clock(16 bit data) frequency (DRAM memory clock), data fabric clock (12 bit data), UMC clock divider (UMC) (1 bit data).

```
#include <esmi_mailbox.h>
```

Data Fields

• uint16 t mem clk

DRAM Memory clock Frequency (MHz)(12 bit)

uint16_t fclk: 12

Data fabric clock (MHz)(12 bit data)

• uint8_t uclk: 1

UMC clock divider (1 bit data)

6.21.1 Detailed Description

DF P-state frequency.It includes mem clock(16 bit data) frequency (DRAM memory clock), data fabric clock (12 bit data), UMC clock divider (UMC) (1 bit data).

The documentation for this struct was generated from the following file:

· esmi mailbox.h

6.22 ras action status Struct Reference

Output data for the get BMC RAS action status. Members contatin repair result, repair entry number and ras action id.

```
#include <esmi mailbox nda.h>
```

Data Fields

· uint8_t repair_result

Repair result for the requested entry number.

• uint8_t repair_entry_num: 3

Repair entry number.

uint8_t ras_action_id: 4

RAS action ID.

6.22.1 Detailed Description

Output data for the get BMC RAS action status. Members contatin repair result, repair entry number and ras action id.

The documentation for this struct was generated from the following file:

esmi_mailbox_nda.h

6.23 ras_df_err_chk Struct Reference

RAS df err validity check output status. Structure contains the following members. df_block_instances number of block instance with error log to report (0 - 256) err_log_len length of error log in bytes per instance (0 - 256).

```
#include <esmi_mailbox.h>
```

Data Fields

uint16_t df_block_instances: 9

Number of DF block instances.

uint16_t err_log_len: 9

len of er log in bytes per inst.

6.23.1 Detailed Description

RAS df err validity check output status. Structure contains the following members. df_block_instances number of block instance with error log to report (0 - 256) err_log_len length of error log in bytes per instance (0 - 256).

The documentation for this struct was generated from the following file:

• esmi_mailbox.h

6.24 ras_df_err_dump Union Reference

RAS df error dump input. Union contains the following members. input[0] 4 byte alligned offset in error log (0 - 255) input[1] DF block ID (0 - 255) input[2] Zero based index of DF block instance (0 - 255) input[3] Reserved data_in 32-bit data input.

```
#include <esmi_mailbox.h>
```

Data Fields

• uint8_t input [4]

[2] block ID inst, [3] RESERVED

· uint32_t data_in

32 bit data in for the DF err dump

6.24.1 Detailed Description

RAS df error dump input. Union contains the following members. input[0] 4 byte alligned offset in error log (0 - 255) input[1] DF block ID (0 - 255) input[2] Zero based index of DF block instance (0 - 255) input[3] Reserved data_in 32-bit data input.

6.24.2 Field Documentation

```
6.24.2.1 input
uint8_t ras_df_err_dump::input[4]
[2] block ID inst, [3] RESERVED
[0] offset, [1] DF block ID
```

The documentation for this union was generated from the following file:

· esmi mailbox.h

6.25 ras_override_delay Struct Reference

BMC RAS override delay reset CPU on sync flood. The structure contains delay value override in mins [5 -120 mins], disable delay counter and stop delay counter. If disable delay counter is set ResetCpuOnSyncFlood response will NOT be delayed in the next SyncFlood regardless of the value specified in delay_val_override. If StopDelayCounter is set it stops the active delay countdown which extends the DelayResetCpuOnSyncFlood indefinitely and system will not reset.

```
#include <esmi_mailbox.h>
```

Data Fields

uint8_t delay_val_override
 Delay value override [5 -120 mins].
 uint8_t disable_delay_counter: 1
 Disable delay counter.
 uint8_t stop_delay_counter: 1
 stop delay counter

6.25.1 Detailed Description

BMC RAS override delay reset CPU on sync flood. The structure contains delay value override in mins [5 -120 mins], disable delay counter and stop delay counter. If disable delay counter is set ResetCpuOnSyncFlood response will NOT be delayed in the next SyncFlood regardless of the value specified in delay_val_override. If StopDelayCounter is set it stops the active delay countdown which extends the DelayResetCpuOnSyncFlood indefinitely and system will not reset.

The documentation for this struct was generated from the following file:

esmi_mailbox.h

6.26 ras_rt_err_req_type Struct Reference

Get the Error type and request type. Supported Runtime error type[1:0]:

```
#include <esmi_mailbox.h>
```

Data Fields

```
    uint8_t err_type: 2
        Error type, [00, 01, 10].
    uint8_t req_type: 1
        Request type, [0, 1].
```

6.26.1 Detailed Description

Get the Error type and request type. Supported Runtime error type[1:0]:

- 00 = MCA
- 01 = DRAM CECC
- 10 = PCIe Supported Request type[31]:
- · 0: polling mode
- 1: interrupt mode

The documentation for this struct was generated from the following file:

· esmi_mailbox.h

6.27 ras_rt_valid_err_inst Struct Reference

Number of valid error instance per category. It consists of number of bytes per each category and number of instances of each category.

```
#include <esmi_mailbox.h>
```

Data Fields

uint16_t number_bytes
 Number of bytes of given category.

• uint16_t number_of_inst

Number of instances of given catg.

6.27.1 Detailed Description

Number of valid error instance per category. It consists of number of bytes per each category and number of instances of each category.

The documentation for this struct was generated from the following file:

· esmi_mailbox.h

6.28 run_time_err_d_in Struct Reference

Get run time error information data_in. Runtime error data_in includes 4 byte aligned offset in instance, runtime error category and zero based index of valid instance number of bytes per each category and number of instances of each category.

```
#include <esmi_mailbox.h>
```

Data Fields

· uint8 t offset

4 byte aligned offset in instance

· uint8_t category

Runtime error category.

· uint8 t valid inst index

Valid inst index returned by 61h.

6.28.1 Detailed Description

Get run time error information data_in. Runtime error data_in includes 4 byte aligned offset in instance, runtime error category and zero based index of valid instance number of bytes per each category and number of instances of each category.

The documentation for this struct was generated from the following file:

• esmi mailbox.h

6.29 run_time_threshold Struct Reference

Configure threshold counters for MCA, DRAM CECC and PCIE. structure consists of error type, error count threshold and max interrupt rate.

```
#include <esmi_mailbox.h>
```

```
    uint8_t err_type: 2
        10 (PCIE_UE) and 11(RSVD)
    uint16_t err_count_th
        error count threshold
    uint8_t max_intrupt_rate: 4
        Max interrupt rate.
```

6.29.1 Detailed Description

Configure threshold counters for MCA, DRAM CECC and PCIE. structure consists of error type, error count threshold and max interrupt rate.

6.29.2 Field Documentation

```
6.29.2.1 err_type

uint8_t run_time_threshold::err_type

10 (PCIE_UE) and 11(RSVD)

error type [00(MCA), 01(DRAM CECC)
```

The documentation for this struct was generated from the following file:

• esmi_mailbox.h

6.30 set_ras_action_data_in Struct Reference

data input for set ras action status. Members contatin struct action_payload, ras action ID and eom flag.

```
#include <esmi_mailbox_nda.h>
```

Data Fields

· struct action_payload payload

It contains payload, offset and repair entry number.

• uint8_t ras_act_id: 4

RAS action ID.

bool eom_flag

End of msg flag.

6.30.1 Detailed Description

data input for set ras action status. Members contatin struct action_payload, ras action ID and eom flag.

The documentation for this struct was generated from the following file:

· esmi_mailbox_nda.h

6.31 statistics Struct Reference

struct containing statistics parameter of interest and output control pstate mappings.

```
#include <rmi_mailbox_mi300.h>
```

Data Fields

uint16_t stat_param
 statistics parameter of interest

• uint16_t output_control

Output control.

6.31.1 Detailed Description

struct containing statistics parameter of interest and output control pstate mappings.

The documentation for this struct was generated from the following file:

• rmi_mailbox_mi300.h

6.32 status_query_payload Struct Reference

data for status query payload. Members contatin repair entry number.

```
#include <esmi_mailbox_nda.h>
```

Data Fields

uint8_t repair_entry_num: 3
 Repair entry number.

6.32.1 Detailed Description

data for status query payload. Members contatin repair entry number.

The documentation for this struct was generated from the following file:

• esmi_mailbox_nda.h

6.33 svi_port_domain Struct Reference

struct containing port and slave address.

```
#include <rmi_mailbox_mi300.h>
```

Data Fields

6.33.1 Detailed Description

struct containing port and slave address.

The documentation for this struct was generated from the following file:

• rmi_mailbox_mi300.h

6.34 temp_refresh_rate Struct Reference

DIMM temperature range and refresh rate, temperature update flag.

```
#include <esmi_mailbox.h>
```

Data Fields

```
    uint8_t range: 3
        temp refresh rate (3 bit data)
    uint8_t ref_rate: 1
        temp update flag (1 bit data)
```

6.34.1 Detailed Description

DIMM temperature range and refresh rate, temperature update flag.

The documentation for this struct was generated from the following file:

• esmi_mailbox.h

6.35 xgmi_speed_rate_n_width Struct Reference

struct containing xgmi speed rate in MHZ and link width in units of Gpbs. If link_width[0] = 1 then XGMI link X2 is supported. If link_width[1] = 1 then XGMI link X4 is supported. If Link_width[2] = 1 then XGMI link X4 is supported and similarly if link_width[3] = 1 then XGMI link X8 is supported.

```
#include <rmi_mailbox_mi300.h>
```

Data Fields

- uint16_t speed_rate
 Speed rate.
 uint8_t link_width: 4
- uint8_t link_width: 4 XGMI link width.

6.35.1 Detailed Description

struct containing xgmi speed rate in MHZ and link width in units of Gpbs. If link_width[0] = 1 then XGMI link X2 is supported. If link_width[1] = 1 then XGMI link X4 is supported. If Link_width[2] = 1 then XGMI link X4 is supported and similarly if link_width[3] = 1 then XGMI link X8 is supported.

The documentation for this struct was generated from the following file:

• rmi_mailbox_mi300.h

Chapter 7

File Documentation

7.1 apml_err.h File Reference

Macros

- #define OOB_CPUID_MSR_ERR_BASE 0x800
- #define OOB_MAILBOX_ERR_BASE 0x900

MAILBOX FW error code.

CPUID MSR FW error code.

Enumerations

Error codes retured by APML_ERR functions.

OOB_MAILBOX_ERR_END }

Functions

```
    oob_status_t errno_to_oob_status (int err)
        convert linux error to esmi error.
```

char * esmi_get_err_msg (oob_status_t oob_err)

Get the error string message for esmi oob errors.

88 File Documentation

7.1.1 Detailed Description

Header file for the APML library error/return codes.

This header file has error/return codes for the API.

7.1.2 Enumeration Type Documentation

7.1.2.1 oob_status_t

enum oob_status_t

Error codes retured by APML_ERR functions.

Enumerator

Operation was successful.
An item was searched for but not found.
many functions require root access to run. Permission denied/EACCESS file error.
The requested information or action is not available for the given input, on the given system
Problem accessing a file. This may because the operation is not supported by the Linux kernel version running on the executing machine
execution of function An interrupt occurred during
was read An unexpected amount of data
An unknown error occurred.
Parsed argument ptr null.
Not enough memory to allocate.
APML object not initialized.
No match Try again.
Input value is invalid.
Command timed out.
Mesg size too long.
RMI cmd timeout.
Warm reset during RMI cmd.
Cmd fmt field not recongnised.
RMI cmd invalid read len.
excess data
Invalid thread selected.
Cmd not supported.
Cmd aborted.
Mailbox cmd aborted.
Unknown mailbox cmd.
Invalid core.
Invalid Input Arguments.
Invalid OOB RAS config.

7.2 apml_recovery.h File Reference

Enumerations

```
    enum apml_client { DEV_SBRMI = 0x0, DEV_SBTSI }
    APML Client Devices.
```

Functions

• oob_status_t apml_recover_dev (uint8_t soc_num, uint8_t client)

Recover the APML client device for the given socket.

7.2.1 Detailed Description

Header file for the APML recovery flow

7.2.2 Function Documentation

7.2.2.1 apml_recover_dev()

Recover the APML client device for the given socket.

This function will recover the APML client device and returns successful on recovery or error if recovery is unsuccessful

NOTE: This fix is a software workaround for the erratum, Erratum:1444, "Advanced Platform Management Link (APML) May Cease to Function After Incomplete Read Transaction" Further details can be found in mentioned tech doc https://www.amd.com/system/files/TechDocs/57095-PUB_1.00.pdf

Parameters

in	soc_num	Socket index.
in	client	DEV_SBRMI[0]/DEV_SBTSI[1] enum: apml_client

Return values

OOB_SUCCESS	is returned upon successful recovery
Non-zero	is returned upon failure.

90 File Documentation

7.3 esmi_cpuid_msr.h File Reference

```
#include "apml_err.h"
```

Data Structures

· struct processor_info

Read Proccessor Info.

Enumerations

• enum cpuid reg { EAX = 0, EBX, ECX, EDX }

Functions

• oob_status_t esmi_get_vendor_id (uint8_t soc_num, char *vendor_id)

Get the number of logical cores per socket.

oob_status_t esmi_get_processor_info (uint8_t soc_num, struct processor_info *proc_info)

Get the number of logical cores per socket.

- oob_status_t esmi_get_logical_cores_per_socket (uint8_t soc_num, uint32_t *logical_cores_per_socket)

 Get the number of logical cores per socket.
- $\bullet \hspace{0.1cm} oob_status_t \hspace{0.1cm} esmi_get_threads_per_core \hspace{0.1cm} (uint8_t \hspace{0.1cm} soc_num, \hspace{0.1cm} uint32_t \hspace{0.1cm} *threads_per_core)$

Get number of threads per core.

- oob_status_t esmi_oob_read_msr (uint8_t soc_num, uint32_t thread, uint32_t msraddr, uint64_t *buffer)

 Read the MCA MSR register for a given thread.
- oob_status_t esmi_oob_cpuid (uint8_t soc_num, uint32_t thread, uint32_t *eax, uint32_t *ebx, uint32_t *ecx, uint32_t *edx)

Read CPUID functionality for a particular thread in a system.

oob_status_t esmi_oob_cpuid_eax (uint8_t soc_num, uint32_t thread, uint32_t fn_eax, uint32_t fn_eax, uint32_t *eax)

Read eax register on CPUID functionality.

oob_status_t esmi_oob_cpuid_ebx (uint8_t soc_num, uint32_t thread, uint32_t fn_eax, uint32_t fn_ecx, uint32_t *ebx)

Read ebx register on CPUID functionality.

oob_status_t esmi_oob_cpuid_ecx (uint8_t soc_num, uint32_t thread, uint32_t fn_eax, uint32_t fn_ecx, uint32_t *ecx)

Read ecx register on CPUID functionality.

oob_status_t esmi_oob_cpuid_edx (uint8_t soc_num, uint32_t thread, uint32_t fn_eax, uint32_t fn_ecx, uint32_t *edx)

Read edx register on CPUID functionality.

oob_status_t read_max_threads_per_I3 (uint8_t soc_num, uint32_t *threads_I3)

Read max threads per L3 cache.

Variables

• struct processor_info plat_info [1]

Platform Info instance.

7.3.1 Detailed Description

Header file for the APML library cpuid and msr read functions. All required function, structure, enum and protocol specific data etc. definitions should be defined in this header.

This header file contains the following: APIs prototype of the APIs exported by the APML library. Description of the API, arguments and return values. The Error codes returned by the API.

7.3.2 Enumeration Type Documentation

```
7.3.2.1 cpuid_reg
```

```
enum cpuid_reg
```

CPUID register indexes 0 for EAX, 1 for EBX, 2 ECX and 3 for EDX

7.4 esmi mailbox.h File Reference

```
#include "apml_common.h"
#include "apml_err.h"
#include <stdbool.h>
```

Data Structures

struct dimm_power

DIMM power(mW), update rate(ms) and dimm address.

• struct dimm_thermal

DIMM thermal sensor (degree C), update rate and dimm address.

struct temp_refresh_rate

DIMM temperature range and refresh rate, temperature update flag.

struct pci address

PCI address information .PCI address includes 4 bit segment, 12 bit aligned offset, 8 bit bus, 5 bit device info and 3 bit function.

struct dpm level

Max and min LCK DPM level on a given NBIO ID. Valid Max and min DPM level values are 0 - 1.

· struct lclk_dpm_level_range

Max and Min Link frequency clock (LCLK) DPM level on a socket. 8 bit NBIO ID, dpm_level struct containing 8 bit max DPM level, 8 bit min DPM level.

struct nbio_err_log

NBIO quadrant(8 bit data) and NBIO register offset(24 bit) data.

struct max_ddr_bw

Structure for Max DDR bandwidth and utilization. It contains max bandwidth(12 bit data) in GBps, current utilization bandwidth(12 bit data) in GBps, current utilized bandwidth(8 bit data) in percentage.

struct mca_bank

MCA bank information. It contains 16 bit Index for MCA Bank and 16 bit offset.

92 File Documentation

struct link_id_bw_type

APML LINK ID and Bandwidth type Information.It contains APML LINK ID Encoding. Non-MI300 Platforms Valid Link ID encodings are 1(P0), 2(P1), 4(P2), 8(P3), 16(G0), 32(G1), 64(G2), 128(G3). Valid APML MI300 APML LINK ID Encoding. Valid Link ID encodings are 3(P2), 4(P3), 8(G0), 9(G1), 10(G2), 11(G3), 12(G4), 13(G5), 14(G6), 15(G7). IO Bandwidth types 1(Aggregate_BW), 2 (Read BW), 4 (Write BW).

struct pstate freq

DF P-state frequency. It includes mem clock(16 bit data) frequency (DRAM memory clock), data fabric clock (12 bit data), UMC clock divider (UMC) (1 bit data).

· struct ras override delay

BMC RAS override delay reset CPU on sync flood. The structure contains delay value override in mins [5 -120 mins], disable delay counter and stop delay counter. If disable delay counter is set ResetCpuOnSyncFlood response will NOT be delayed in the next SyncFlood regardless of the value specified in delay_val_override. If StopDelayCounter is set it stops the active delay countdown which extends the DelayResetCpuOnSyncFlood indefinitely and system will not reset.

· struct ras rt err req type

Get the Error type and request type. Supported Runtime error type[1:0]:

· struct ras rt valid err inst

Number of valid error instance per category. It consists of number of bytes per each category and number of instances of each category.

· struct run time err d in

Get run time error information data_in. Runtime error data_in includes 4 byte aligned offset in instance, runtime error category and zero based index of valid instance number of bytes per each category and number of instances of each category.

· struct run time threshold

Configure threshold counters for MCA, DRAM CECC and PCIE. structure consists of error type, error count threshold and max interrupt rate.

· struct oob config d in

Configure oob state infrastructure in SoC. structure consists of mca_oob_misc0_ec_enable, dram_cecc_oob_ec_← mode, dram_cecc_leak_rate, pcie_err_reporting_en and core_mca_err_reporting_en.

struct ras_df_err_chk

RAS df err validity check output status. Structure contains the following members. df_block_instances number of block instance with error log to report (0 - 256) err_log_len length of error log in bytes per instance (0 - 256).

union ras_df_err_dump

RAS df error dump input. Union contains the following members. input[0] 4 byte alligned offset in error log (0 - 255) input[1] DF block ID (0 - 255) input[2] Zero based index of DF block instance (0 - 255) input[3] Reserved data_in 32-bit data input.

• struct dimm spd d in

dimm_spd_d_in: strucutre contains following memebers to be passed as input, to get 4 byte DIMM spd register data

Macros

#define BYTE_BITS 8

Byte bits //.

• #define WORD BITS 16

word bits //

#define DRAM_CECC_OOB_EC_MODE 1

DRAM cecc oob ec mode //.

#define ERR_COUNT_TH 2

Error count threshold position //.

• #define DRAM CECC LEAK RATE 3

DRAM CECC Leak rate //.

• #define PCIE_ERR_REPORT_EN 8

PCIE oob counter enable //.

• #define MCA_TH_INTR 11

MCA threshold interrupt //.

• #define CECC TH INTR 12

CECC threshold interrupt //.

#define PCIE TH INTR 13

PCIE threshold interrupt //.

#define MCA MAX INTR RATE 15

MCA max interrupt rate //.

#define MAX_INTR_RATE_POS 18

Max interrupt rate position //.

• #define DRAM CECC MAX INTR RATE 19

DRAM CECC Max interrupt rate //.

#define PCIE_MAX_INTR_RATE 23

PCIE Max interrupt rate //.

#define CORE MCA ERR REPORT EN 31

CORE MCA error report enable //.

• #define MAX ERR LOG LEN 256

Max error log length //.

• #define MAX DF BLOCK IDS 256

Max DF block IDs //.

#define MAX DF BLOCK INSTS 256

Max DF block instances //.

#define LEGACY ENCODING SIZE 8

Legacy encoding size //.

Enumerations

• enum esb mailbox commmands {

READ_PACKAGE_POWER_CONSUMPTION = 0x1, WRITE_PACKAGE_POWER_LIMIT, READ_PAC← KAGE_POWER_LIMIT, READ_MAX_PACKAGE_POWER_LIMIT,

READ TDP, READ MAX cTDP, READ MIN cTDP, READ BIOS BOOST Fmax,

READ_APML_BOOST_LIMIT, WRITE_APML_BOOST_LIMIT, WRITE_APML_BOOST_LIMIT_ALLCO \leftarrow RES, READ_DRAM_THROTTLE,

WRITE_DRAM_THROTTLE, READ_PROCHOT_STATUS, READ_PROCHOT_RESIDENCY, READ_N \leftarrow BIO ERROR LOGGING REGISTER = 0x11,

 $\label{eq:read_iod_bist} \textbf{READ_CCD_BIST_RESULT}, \ \textbf{READ_CCX_BIST_RESULT}, \ \textbf{READ_PACKAG} \leftarrow \textbf{E_CCLK_FREQ_LIMIT},$

READ_PACKAGE_CO_RESIDENCY, **READ_DDR_BANDWIDTH** = 0x18, **READ_PPIN_FUSE** = 0x1F, **G** \hookleftarrow **ET_POST_CODE** = 0x20,

GET_RTC, WRITE_BMC_REPORT_DIMM_POWER = 0X40, WRITE_BMC_REPORT_DIMM_THERMA← L_SENSOR, READ_BMC_RAS_PCIE_CONFIG_ACCESS,

READ_BMC_RAS_MCA_VALIDITY_CHECK, READ_BMC_RAS_MCA_MSR_DUMP, READ_BMC_RA⇔ S FCH RESET REASON, READ DIMM TEMP RANGE AND REFRESH RATE,

READ_DIMM_POWER_CONSUMPTION, READ_DIMM_THERMAL_SENSOR, READ_PWR_CURREN

←
T_ACTIVE_FREQ_LIMIT_SOCKET, READ_PWR_CURRENT_ACTIVE_FREQ_LIMIT_CORE,

READ_PWR_SVI_TELEMETRY_ALL_RAILS, READ_SOCKET_FREQ_RANGE, READ_CURRENT_IO← __BANDWIDTH, READ_CURRENT_XGMI_BANDWIDTH,

WRITE_GMI3_LINK_WIDTH_RANGE, WRITE_XGMI_LINK_WIDTH_RANGE, WRITE_APB_DISABLE, WRITE_APB_ENABLE,

READ_CURRENT_DFPSTATE_FREQUENCY, WRITE_LCLK_DPM_LEVEL_RANGE, READ_BMC_R \leftarrow APL UNITS, READ_BMC_RAPL CORE LO COUNTER.

READ_BMC_RAPL_CORE_HI_COUNTER, READ_BMC_RAPL_PKG_COUNTER, READ_BMC_CPU_← BASE_FREQUENCY, READ_BMC_CONTROL_PCIE_GEN5_RATE,

94 File Documentation

READ_RAS_LAST_TRANS_ADDR_CHK, READ_RAS_LAST_TRANS_ADDR_DUMP, WRITE_PWR_ \hookleftarrow EFFICIENCY_MODE, WRITE_DF_PSTATE_RANGE, READ_LCLK_DPM_LEVEL_RANGE, READ_UCODE_REVISION, GET_BMC_RAS_RUNTIME_ERR_V \hookleftarrow

ALIDITY_CHECK, GET_BMC_RAS_RUNTIME_ERR_INFO,
SET_BMC_RAS_ERR_THRESHOLD, SET_BM_RAS_OOB_CONFIG, GET_BMC_RAS_OOB_CONFIG,

BMC_RAS_DELAY_RESET_ON_SYNCFLOOD_OVERRIDE = 0x6A,

READ_BMC_RAS_RESET_ON_SYNC_FLOOD, GET_DIMM_SPD = 0x70 }

Mailbox message types defined in the APML library.

enum apml_io_bw_encoding { AGG_BW = BIT(0), RD_BW = BIT(1), WR_BW = BIT(2) }

APML IO Bandwidth Encoding defined in the APML library.

enum apml link id encoding {

P0 = BIT(0), **P1** = BIT(1), **P2** = BIT(2), **P3** = BIT(3), **G0** = BIT(4), **G1** = BIT(5), **G2** = BIT(6), **G3** = BIT(7) }

APML IO LINK ID Encoding defined in the APML library.

Functions

oob_status_t read_socket_power (uint8_t soc_num, uint32_t *buffer)

Get the power consumption of the socket.

• oob status t read socket power limit (uint8 t soc num, uint32 t *buffer)

Get the current power cap/limit value for a given socket.

oob_status_t read_max_socket_power_limit (uint8_t soc_num, uint32_t *buffer)

Get the maximum value that can be assigned as a power cap/limit for a given socket.

oob status t write socket power limit (uint8 t soc num, uint32 t limit)

Set the power cap/limit value for a given socket.

oob_status_t read_esb_boost_limit (uint8_t soc_num, uint32_t value, uint32_t *buffer)

Get the Out-of-band boostlimit value for a given core.

oob_status_t read_bios_boost_fmax (uint8_t soc_num, uint32_t value, uint32_t *buffer)

Get the In-band maximum boostlimit value for a given core.

• oob_status_t write_esb_boost_limit (uint8_t soc_num, uint32_t cpu_ind, uint32_t limit)

Set the Out-of-band boostlimit value for a given core.

oob_status_t write_esb_boost_limit_allcores (uint8_t soc_num, uint32_t limit)

Set the boostlimit value for the whole socket (whole system).

oob_status_t read_tdp (uint8_t soc_num, uint32_t *buffer)

Get the Thermal Design Power limit TDP of the socket with provided socket index.

oob_status_t read_max_tdp (uint8_t soc_num, uint32_t *buffer)

Get the Maximum Thermal Design Power limit TDP of the socket with provided socket index.

oob_status_t read_min_tdp (uint8_t soc_num, uint32_t *buffer)

Get the Minimum Thermal Design Power limit TDP of the socket.

oob_status_t read_prochot_status (uint8_t soc_num, uint32_t *buffer)

Get the Prochot Status of the socket with provided socket index.

• oob_status_t read_prochot_residency (uint8_t soc_num, float *buffer)

Get the Prochot Residency (since the boot time or last read of Prochot Residency) of the socket.

oob_status_t read_dram_throttle (uint8_t soc_num, uint32_t *buffer)

Read Dram Throttle will always read the highest percentage value.

oob_status_t write_dram_throttle (uint8_t soc_num, uint32_t limit)

Set Dram Throttle value in terms of percentage.

oob status t read vddio mem power (uint8 t soc num, uint32 t *buffer)

Read VDDIOMem Power returns the estimated VDDIOMem power consumed within the socket.

oob_status_t read_nbio_error_logging_register (uint8_t soc_num, struct nbio_err_log nbio, uint32_t *buffer)
 Read NBIO Error Logging Register.

• oob_status_t read_iod_bist (uint8_t soc_num, uint32_t *buffer)

Read IOD Bist status.

oob status t read ccd bist result (uint8 t soc num, uint32 t input, uint32 t *buffer)

Read CCD Bist status. Results are read for each CCD present in the system.

oob status t read ccx bist result (uint8 t soc num, uint32 t value, uint32 t *ccx bist)

Read CPU Core Complex Bist result. results are read for each Logical CCX instance number and returns a value which is the concatenation of L3 pass status and all cores in the complex(n:0).

• oob status t read cclk freq limit (uint8 t soc num, uint32 t *cclk freq)

Read CCLK frequency limit for the given socket.

oob_status_t read_socket_c0_residency (uint8_t soc_num, uint32_t *c0_res)

Read socket C0 residency.

oob_status_t read_ddr_bandwidth (uint8_t soc_num, struct max_ddr_bw *max_ddr)

Get the Theoretical maximum DDR Bandwidth of the system in GB/s, Current utilized DDR Bandwidth (Read + Write) in GB/s and Current utilized DDR Bandwidth as a percentage of theoretical maximum. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh.

· oob status t write bmc report dimm power (uint8 t soc num, struct dimm power dp info)

Set DIMM Power consumption in mwatts.

oob_status_t write_bmc_report_dimm_thermal_sensor (uint8_t soc_num, struct dimm_thermal dt_info)

Set DIMM thermal Sensor in degree Celcius.

oob_status_t read_bmc_ras_pcie_config_access (uint8_t soc_num, struct pci_address pci_addr, uint32_
 t *out buf)

Read BMC RAS PCIE config access.

oob_status_t read_bmc_ras_mca_validity_check (uint8_t soc_num, uint16_t *bytes_per_mca, uint16_
 t *mca_banks)

Read number of MCA banks with valid status after a fatal error.

 oob_status_t read_bmc_ras_mca_msr_dump (uint8_t soc_num, struct mca_bank mca_dump, uint32_← t *out buf)

Read data from mca bank reported by bmc ras mca validity check.

• oob_status_t read_bmc_ras_fch_reset_reason (uint8_t soc_num, uint32_t input, uint32_t *out_buf)

Read FCH reason code from the previous reset.

 oob_status_t read_dimm_temp_range_and_refresh_rate (uint8_t soc_num, uint32_t dimm_addr, struct temp_refresh_rate *rate)

Read DIMM temperature range and refresh rate.

 oob_status_t read_dimm_power_consumption (uint8_t soc_num, uint32_t dimm_addr, struct dimm_power *dimm_pow)

Read DIMM power consumption.

 oob_status_t read_dimm_thermal_sensor (uint8_t soc_num, uint32_t dimm_addr, struct dimm_thermal *dimm_temp)

Read DIMM thermal sensor.

oob_status_t read_pwr_current_active_freq_limit_socket (uint8_t soc_num, uint16_t *freq, char **source
 _type)

Read current active frequency limit per socket.

oob_status_t read_pwr_current_active_freq_limit_core (uint8_t soc_num, uint32_t core_id, uint16_t *base←
 _freq)

Read current active frequency limit set per core.

oob_status_t read_pwr_svi_telemetry_all_rails (uint8_t soc_num, uint32_t *power)

Read SVR based telemtry for all rails.

Read current bandwidth on IO Link.

oob_status_t read_socket_freq_range (uint8_t soc_num, uint16_t *fmax, uint16_t *fmin)

Read socket frequency range.

- $\bullet \ \ oob_status_t \ read_current_io_bandwidth \ (uint8_t \ soc_num, \ struct \ link_id_bw_type \ link, \ uint32_t \ *io_bw)$
- oob_status_t read_current_xgmi_bandwidth (uint8_t soc_num, struct link_id_bw_type link, uint32_t *xgmi
 _bw)

Read current bandwidth on xGMI Link.

• oob_status_t write_gmi3_link_width_range (uint8_t soc_num, uint8_t min_link_width, uint8_t max_link_width)

Set the max and min width of GMI3 link.

• oob_status_t write_xgmi_link_width_range (uint8_t soc_num, uint8_t min_link_width, uint8_t max_link_width)

Set the max and min width of xGMI link.

oob_status_t write_apb_disable (uint8_t soc_num, uint8_t df_pstate, bool *prochot_asserted)

Set the APBDisabled.

oob_status_t write_apb_enable (uint8_t soc_num, bool *prochot_asserted)

Enable the DF p-state performance boost algorithm.

• oob_status_t read_current_dfpstate_frequency (uint8_t soc_num, struct pstate_freq *df_pstate)

Read current DF p-state frequency .

• oob_status_t write_lclk_dpm_level_range (uint8_t soc_num, struct lclk_dpm_level_range lclk)

Set the max and min LCK DPM Level on a given NBIO per socket.

• oob status t read bmc rapl units (uint8 t soc num, uint8 t *tu value, uint8 t *esu value)

Read RAPL (Running Average Power Limit) Units.

oob_status_t read_bmc_cpu_base_frequency (uint8_t soc_num, uint16_t *base_freq)

Read RAPL base frequency per CPU socket.

Control PCIe Rate on Gen5-Capable devices..

 $\bullet \hspace{0.1cm} oob_status_t \hspace{0.1cm} read_bmc_control_pcie_gen5_rate \hspace{0.1cm} (uint8_t \hspace{0.1cm} soc_num, \hspace{0.1cm} uint8_t \hspace{0.1cm} rate, \hspace{0.1cm} uint8_t \hspace{0.1cm} *mode)$

oob_status_t read_rapl_core_energy_counters (uint8_t soc_num, uint32_t core_id, double *energy_
 counters)

Read RAPL core energy counters.

oob status t read rapl pckg energy counters (uint8 t soc num, double *energy counters)

Read RAPL package energy counters.

oob_status_t write_pwr_efficiency_mode (uint8_t soc_num, uint8_t mode)

Write power efficiency profile policy.

oob_status_t write_df_pstate_range (uint8_t soc_num, uint8_t max_pstate, uint8_t min_pstate)
 Write df pstate range.

• oob_status_t read_lclk_dpm_level_range (uint8_t soc_num, uint8_t nbio_id, struct dpm_level *dpm)

• oob status t read ucode revision (uint8 t soc num, uint32 t *ucode rev)

Read ucode revision.

• oob status t reset on sync flood (uint8 t soc num, uint32 t *ack resp)

Read BMC RAS reset on sync flood.

Read LCLK Max and Min DPM level range.

 oob_status_t override_delay_reset_on_sync_flood (uint8_t soc_num, struct ras_override_delay data_in, bool *ack_resp)

Overrides delay reset cpu on sync flood value.

oob status t get post code (uint8 t soc num, uint32 t offset, uint32 t *post code)

Read post code.

• oob_status_t get_bmc_ras_run_time_err_validity_ck (uint8_t soc_num, struct ras_rt_err_req_type err_category, struct ras_rt_valid_err_inst *inst)

Reads number of valid error instances per category.

oob_status_t get_bmc_ras_run_time_error_info (uint8_t soc_num, struct run_time_err_d_in d_in, uint32_t *err_info)

Reads BMC RAS runtime error information.

oob_status_t set_bmc_ras_err_threshold (uint8_t soc_num, struct run_time_threshold th)

Sets BMC RAS error threshold.

• oob_status_t set_bmc_ras_oob_config (uint8_t soc_num, struct oob_config_d_in d_in)

Configures OOB state infrastructure in SoC.

oob_status_t get_bmc_ras_oob_config (uint8_t soc_num, uint32_t *oob_config)

Reads the current status of OOB state infrastructure in SoC.

oob_status_t read_ppin_fuse (uint8_t soc_num, uint64_t *data)

Get the 64 bit PPIN fuse.

 oob_status_t read_ras_df_err_validity_check (uint8_t soc_num, uint8_t df_block_id, struct ras_df_err_chk *err chk)

Read number of instances of DF blocks of type DF_BLOCK_ID with errors.

- oob_status_t read_ras_df_err_dump (uint8_t soc_num, union ras_df_err_dump ras_err, uint32_t *data)

 Read RAS DF error dump.
- oob_status_t read_rtc (uint8_t soc_num, uint64_t *rtc)

Read RTC.

oob_status_t read_dimm_spd_register (uint8_t soc_num, struct dimm_spd_d_in spd_d_in, uint32_t *spd_
 data)

Get SPD SB data

oob_status_t get_dimm_serial_num (uint8_t soc_num, uint8_t dimm_addr, uint32_t *serial_num)
 Get DIMM serial number.

Variables

float esu_multiplier
 energy status multiplier value is 1/2\(^\)ESU where ESU is [12:8] bit of the mailbox command 0x55h.

7.4.1 Detailed Description

Header file for the Mailbox messages supported by APML library. All required function, structure, enum, etc. definitions should be defined in this file.

This header file contains the following: APIs prototype of the Mailbox messages exported by the APML library. Description of the API, arguments and return values. The Error codes returned by the API.

7.4.2 Function Documentation

7.4.2.1 write_bmc_report_dimm_power()

Set DIMM Power consumption in mwatts.

This function will set DIMM Power consumption periodically by BMC at specified update rate (10 ms or less) when bmc owns the SPD side-band bus. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh.

in	soc_num	Socket index.	
in	dp_info	dimm_power Struct with power(mw), updaterate(ms) & dimm address	

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.2 write_bmc_report_dimm_thermal_sensor()

Set DIMM thermal Sensor in degree Celcius.

This function will set DIMM thermal sensor (in degree celcius) periodically by BMC at specified update rate (10 ms or less) when bmc owns the SPD side-band bus. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh.

Parameters

ſ	in	soc_num	Socket index.
	in	dt_info	struct with temp(°C), updaterate(ms) & dimm address

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.3 read_bmc_ras_pcie_config_access()

Read BMC RAS PCIE config access.

This function will read the 32 bit BMC RAS extended PCI config space.

in	soc_num	Socket index.	
in	pci_addr	pci_address structure with fucntion(3 bit), device(4 bit) bus(8 bit), offset(12 bit), segment(4 bit). SEGMENT:0 BUS 0:DEVICE 18 and SEGMENT:0 BUS 0:DEVICE 19 are inaccessable. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh and	
		Fam-19h_Mod-90h-9Fh.	
out	out_buf	32 bit data from offset in PCI config space.	

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.4 read_bmc_ras_mca_validity_check()

Read number of MCA banks with valid status after a fatal error.

This function returns the number of MCA banks with valid status after a fatal error. Supported platforms : Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh and Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
out	bytes_per_mca	returns bytes per mca.
out	mca_banks	number of mca banks.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.5 read_bmc_ras_mca_msr_dump()

Read data from mca bank reported by bmc ras mca validity check.

This function returns the data from mca bank reported by bmc ras mca validity check. Supported platforms : Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh and Fam-19h_Mod-90h-9Fh.

in	soc_num	Socket index.
in	mca_dump	mca_bank Struct containing offset, index of MCA bank.
out	out_buf	32 bit data from offset in mca bank.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.6 read_bmc_ras_fch_reset_reason()

Read FCH reason code from the previous reset.

This function reads the FCH reason code from the previous reset. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh and Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
in	input	integer for id of FCH register.
out	out_buf	Data from FCH register.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.7 read_dimm_temp_range_and_refresh_rate()

Read DIMM temperature range and refresh rate.

This function returns the per DIMM temperature range and refresh rate from the MR4 register, per JEDEC spec. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh.

in	soc_num	Socket index.	
in	dimm_addr	Encoded address of the dimm.	
out	rate	temp_refresh_rate structure with refresh rate(1 bit) and range(3 bit). refresh rate: $0 = 1X$, $1 = 2X$. Temperature range: $001b = 1X$, $101b = 2X$.	

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.8 read_dimm_power_consumption()

Read DIMM power consumption.

This function returns the DIMM power consumption when bmc does not own the SPD side band bus. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.	
in	dimm_addr	Encoded address of the dimm.	
out	dimm_pow	struct dimm_power contains updaterate(ms): Time since last update (0-511ms). 0 means	
		last update was < 1ms, and 511 means update was >= 511ms power consumption(mw):	
		power consumed (0 - 32767 mW)	

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.9 read_dimm_thermal_sensor()

Read DIMM thermal sensor.

This function returns the DIMM thermal sensor (2 sensors per DIMM) when bmc does not own the SPD side band bus. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh.

in	soc_num	Socket index.	
in	dimm_addr	Encoded address of the dimm.	
out	_dimm_temp	struct dimm_thermal struct contains updaterate(ms): Time since last update (0-511ms).	
Generated	by Doxygen	0 means last update was $<$ 1ms, and 511 means update was $>$ = 511ms temperature	
		(Degrees C): Temperature (-256 - 255.75 degree C)	

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.10 read_pwr_current_active_freq_limit_socket()

Read current active frequency limit per socket.

This function returns the current active frequency limit per socket. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh and Fam-19h_Mod-90h-9Fh.

Parameters

	in	soc_num	Socket index.
	out	freq	Frequency (MHz).
ĺ	out	source_type	Source of limit.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.11 read_pwr_current_active_freq_limit_core()

Read current active frequency limit set per core.

This function returns the current active frequency limit per core. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh and Fam-19h_Mod-90h-9Fh.

in	soc_num	Socket index.
in	core_id	index.
out	base_freq	Frequency (MHz).

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.12 read_pwr_svi_telemetry_all_rails()

Read SVR based telemtry for all rails.

This function returns the SVR based telemetry (power and update rate) for all rails. Supported platforms : Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh and Fam-19h_Mod-90h-9Fh.

Parameters

ir	1	soc_num	Socket index.
οι	ıt	power	SVI-based Telemetry for all rails(mW)

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.13 read_socket_freq_range()

Read socket frequency range.

This function returns the fmax and fmin frequency per socket. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh and Fam-19h_Mod-90h-9Fh.

	in	soc_num	Socket index.
	out	fmax	maximum frequency (MHz).
Ī	out	fmin	minimum frequency (MHz).

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.14 read_current_io_bandwidth()

Read current bandwidth on IO Link.

This function returns the current IO bandwidth. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh and Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.	
in	link	link_id_bw_type struct containing bandwidth type and Link ID encoding bandwidth type:	
		001b Aggregate BW Other Reserved MI300A APML Link ID Encoding: 00000011b: P2	
		00000100b: P3 00001000b: G0 00001001b: G1 00001010b: G2 00001011b: G3	
		00001100b: G4 00001101b: G5 00001110b: G6 00001111b: G7 For other platforms the	
		APML Link ID Encoding: 00000001b: P0 00000010b: P1 00000100b: P2 00001000b: P3	
		00010000b: G0 00100000b: G1 01000000b: G2 10000000b: G3	
out	io_bw	io bandwidth (Mbps).	

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.15 read_current_xgmi_bandwidth()

Read current bandwidth on xGMI Link.

This function returns the current xGMI bandwidth. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh and Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
in	link	link_id_bw_type struct containing link id and bandwidth type info. Valid BW type are 001b Aggregate BW 010b Read BW 100b Write BW Other Reserved MI300A APML Link ID Encoding: 00000011b: P2 00000100b: P3 00001000b: G0 00001001b: G1 00001010b: G2 00001011b: G3 00001100b: G4 00001101b: G5 00001110b: G6 00001111b: G7 For other platforms the APML Link ID Encoding: 00000001b: P0 00000010b: P1 00000100b:
		P2 00001000b: P3 00010000b: G0 00100000b: G1 01000000b: G2 10000000b: G3
out	xgmi_bw	io bandwidth (Mbps).

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.16 write_gmi3_link_width_range()

Set the max and min width of GMI3 link.

This function will set the max and min width of GMI3 Link. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.	
in	min_link_width	minimum link width. 0 = Quarter width 1 = Half width 2 = full width	
in	max_link_width	maximum link width. 0 = Quarter width 1 = Half width 2 = full width NOTE: max value must be greater than or equal to min value.	

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.17 write_xgmi_link_width_range()

```
uint8_t min_link_width,
uint8_t max_link_width )
```

Set the max and min width of xGMI link.

This function will set the max and min width of xGMI Link. If this API is called from both the master and the slave sockets, then the largest width values from either calls are used. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in	min_link_width	minimum link width. $0 = X4 \ 1 = X8 \ 2 = X16$
in	max_link_width	maximum link width. 0 = X4 1 = X8 2 = X16 NOTE: Max value must be greater than or
		equal to min value.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.18 write_apb_disable()

Set the APBDisabled.

This function will set the APBDisabled by specifying the Data Fabric(DF) P-state. Messages APBEnable and A← PBDisable specify DF(Data Fabric) P-state behavior. DF P-states specify the frequency of clock domains from the CPU core boundary through to and including system memory, where 0 is the highest DF P-state and 2 is the lowest. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
in	df_pstate	data fabric p-state.
out	prochot_asserted	prochot asserted status. True indicates asserted False indicates not-asserted.

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.19 write_apb_enable()

Enable the DF p-state performance boost algorithm.

This function will enable the DF p-state performance boost algorithm. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.
out	prochot_asserted	prochot asserted status. True indicates asserted and false indicates not-asserted.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.20 read_current_dfpstate_frequency()

Read current DF p-state frequency .

This function returns the current DF p-state frequency. Returns the Fclck, DRAM memory clock(memclk),umc clock divider for the current socket DF P-state. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh and Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
out	df_pstate	struct pstate_freq contains DRAM memory clock(mem clk) data fabric clock (Fclk) UMC clock divider Uclk = 0 means divide by 1 else divide by 2.

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.21 write_lclk_dpm_level_range()

Set the max and min LCK DPM Level on a given NBIO per socket.

This function will set the LCK DPM Level on a given NBIO per socket. The DPM Level is an encoding to represent the PCIE Link Frequency (LCLK) under a root complex (NBIO). Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah Mod-00h-0Fh and Fam-19h Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
in	lclk	lclk_dpm_level_range struct containing NBIOID (8 bit) Min dpm level (8 bit) and Max dpm
		level(8 bit). Valid NBIOID, min dpm level and max dpm level values are between 0 \sim 3.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.22 read_bmc_rapl_units()

Read RAPL (Running Average Power Limit) Units.

This function returns the RAPL (Running Average Power Limit) Units. Energy information (in Joules) is based on the multiplier: $1/(2^{\text{LSU}})$. Time information (in Seconds) is based on the multiplier: $1/(2^{\text{LSU}})$. Supported platforms \leftarrow : Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh and Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
out	tu_value	TU value.
out	esu_value	esu value.

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.23 read_bmc_cpu_base_frequency()

Read RAPL base frequency per CPU socket.

This function returns the base frequency per CPU socket. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh and Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
out	base_freq	base frequency.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.24 read_bmc_control_pcie_gen5_rate()

Control PCIe Rate on Gen5-Capable devices..

This function returns the PCIe rate. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index.	
in	rate	PCIe gen rate. 0 indicates Auto-Detect BW and set link rate accordingly. 1 is for Limit at	
		Gen4 Rate. 2 is for Limit at Gen5 rate.	
out	mode	previous mode. 0 for Auto-Detect, 1 for Limit at Gen4 rate, 2 for limit at Gen5 rate.	

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.25 read_rapl_core_energy_counters()

Read RAPL core energy counters.

This function returns the RAPL core energy counters. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh and Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Soskcet index.
in	core_id	core id.
out	energy_counters	core energy.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.26 read_rapl_pckg_energy_counters()

Read RAPL package energy counters.

This function returns the RAPL package energy counters. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh and Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
out	energy_counters	core energy.

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.27 write_pwr_efficiency_mode()

Write power efficiency profile policy.

This function writes power efficiency mode Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh and Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
in	mode	power efficiency mode. 0 indicates High Performance Mode 1 indicates Power Efficiency
		Mode. 2 indicates I/O Performance Mode. 3 Balanced Memory Performance Mode. 4
		Balanced Core Performance Mode. 5 Balanced Core and Memory Performance Mode.

Modes supported as per platform, 0 to 2: Fam-19h_Mod-10h-1Fh Fam-19h_Mod-90h-9Fh 0 to 5: Fam-1Ah_Mod-00h-0Fh

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.28 write_df_pstate_range()

Write df pstate range.

This function writes df pstate range Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh

Parameters

in	soc_num	Socket index.
in	max_pstate	value.Max value must be less than or equal to min value. Valid values are 0 - 2.
in	min_pstate	value. Valid values are from 0 - 2.

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.29 read_lclk_dpm_level_range()

Read LCLK Max and Min DPM level range.

This function returns the LCLK Max and Min DPM level range. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh and Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
in	nbio_id	nbio for a socket.
out	dpm	struct dpm level containing max and min dpm levels. Valid max and min dpm levels are from 0 - 1.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.30 read_ucode_revision()

Read ucode revision.

This function reads the micro code revision number. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh and Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
out	ucode_rev	micro code revision.

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.31 reset_on_sync_flood()

Read BMC RAS reset on sync flood.

This function requests reset after sync flood. Reset only works during sync flood condition Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh and Fam-19h_Mod-90h-9Fh.

Parameters

ir	า	soc_num	Socket index. At present, only P0 handles this request.
01	ıt	ack_resp	acknowledgement response.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.32 override_delay_reset_on_sync_flood()

Overrides delay reset cpu on sync flood value.

This function will override delay reset cpu on sync flood value for the current boot instance. Delay value reverts to BIOS config selection after reboot.Number of override requests is limited to 5 per boot instance. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh.

Parameters

in	soc_num	Socket index. At present, only P0 handles this request.
in	data_in	struct ras_override_delay_d_in containing delay value override [5 - 120 mins], disable delay counter bit and stop delay counter bit.
out	ack_resp	acknowledgment response.

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.33 get_post_code()

Read post code.

This function will read most recent post code at the specified offset.SMU caches 8 most recent post codes.
When the input is 0 the SMU will refresh the cache before running the latest post code. Input as 0 refers to most recent post code and higher inputs refers to the older post code. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh and Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
in	offset	post code offset
out	post_code	recent post code of error category and number of instances of error category.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.34 get_bmc_ras_run_time_err_validity_ck()

Reads number of valid error instances per category.

This function will read number of valid error instances per category. Valid categories are MCA[00], DRAM CECC[01], PCIE [10], RSVD[11]. Supported platforms: Fam-1Ah_Mod-00h-0Fh

in	soc_num	Socket index.
in	err_category	Runtime error category MCA[00], DRAM CECC[01], PCIe[10] and RSVD [11].
out	inst	struct ras_rt_valid_err_inst containing number of bytes of error category and number of
		instances of error category.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.35 get_bmc_ras_run_time_error_info()

Reads BMC RAS runtime error information.

This function will read BMC RAS runtime error information based on category. If category is MCA then it will read 32 bit of data from MCA MSR Bank. If category is DRAM CECC then will read error count, counter info and corresponding from the valid DRAM ECC correctable error counter instance. If category is PCIE then it returns 32 bit PCIE error data from given offset of given instance. Supported platforms: Fam-1Ah_Mod-00h-0Fh

Parameters

in	soc_num	Socket index.
in	d_in	struct run_time_err_d_in contatining 4 byte aligned offset, runtime error category and 0
		based index of valid instance returned by BMC_RAS_RUNTIME_ERR_VALIDITY_CHECK.
out	err_info	error information for a given category with valid instance and offset.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.36 set_bmc_ras_err_threshold()

Sets BMC RAS error threshold.

This function will configure thresholding counters for MCA, DRAM CECC or PCIE. Supported platforms \leftarrow : Fam-1Ah_Mod-00h-0Fh

Parameters

	in	soc_num	Socket index.	
	in	th	struct run_time_threshold containing error type [00(MCA), 01(DRAM CECC), 10(PCIE), error	
L			count threshold and max interrupt rate.	

Generated by Doxygen

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.37 set_bmc_ras_oob_config()

```
oob_status_t set_bmc_ras_oob_config (
          uint8_t soc_num,
          struct oob_config_d_in d_in )
```

Configures OOB state infrastructure in SoC.

This function will configure OOB state infrastructure in the SoC. Supported platforms: Fam-1Ah_Mod-00h-0Fh

Parameters

in	soc_num	Socket index.
in	d_in	struct oob_config_d_in containing [0] mca_oob_misc0_ec_enable, [2:1]
		dram_cecc_oob_ec_mode, [7:3] dram_cecc_leak_rate, [8] pcie_err_reporting_en, [31]
		core_mca_err_reporting_en.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.38 get_bmc_ras_oob_config()

Reads the current status of OOB state infrastructure in SoC.

This function will read the current status of OOB state configuration in the SoC. Supported platforms \leftarrow : Fam-1Ah_Mod-00h-0Fh

in	soc_num	Socket index.
out	oob_config	containing [0] mca_oob_misc0_ec_enable, [2:1] dram_cecc_oob_ec_mode, [7:3]
		dram_cecc_leak_rate, [8] pcie_err_reporting_en, [11] MCA Thresholding Interrupt Enable
		value [12] DRAM CECC Thresholding Interrupt Enable value [13] PCIe error Thresholding
		Interrupt Enable value [18:15] MCA MaxIntRate value [22:19] DRAM CECC MaxIntRate1
		value [26:23] PCIe error MaxIntRate1 value [31] core_mca_err_reporting_en

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.39 read_ppin_fuse()

Get the 64 bit PPIN fuse.

This function will read the 64 bit PPIN fuse available via OPN_PPIN fuse. Supported platforms : Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh and Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
out	data	PPIN fuse data

7.4.2.40 read_ras_df_err_validity_check()

Read number of instances of DF blocks of type DF_BLOCK_ID with errors.

This function reads the number instance of DF blocks of type DF_BLOCK_ID that have an error log to report. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh and Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
in	df_block⊷	DF block ID.
	_id	
out	err_chk	ras_df_err_chk Struct containing number of DF block instances andclength of error log in
		bytes per instanace.

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.41 read_ras_df_err_dump()

Read RAS DF error dump.

This function reads 32 bits of data from the offset provided for DF block instance retported by read
_ras_df_err_validity_check. Supported platforms: Fam-19h_Mod-10h-1Fh, Fam-1Ah_Mod-00h-0Fh and
Fam-19h Mod-90h-9Fh.

Parameters

i	n	soc_num	Socket index.
i	n	ras_err	ras_df_err_dump Union containing 4 byte offset, DF block ID and block ID instance.
0	ut	data	output data from offset of DF block instance.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.42 read_rtc()

Read RTC.

Read RTC timer value. RTC time represents the year, month, day, hour, minute and seconds value in a 64b encoding. Supported platforms: Fam-1Ah_Mod-00h-0Fh

Parameters

in	soc_num	Socket index.
out	rtc	[63:0] = RTC value, [31:0]=> DataIn==0 & [63:32]=> DataIn==4 If DataIn==0
		RTC=DD_hh_mm_ss If DataIn==4 RTC=00_YYYY_MM All digits in BCD format.

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.4.2.43 read_dimm_spd_register()

Get SPD SB data.

Supported platforms: Fam-1Ah_Mod-00h-0Fh

Parameters

in	soc_num	Socket index.
in	spd_d↔	struct dimm_spd_d_in containing DIMM address, LID, register offset, register space.
	_in	
out	spd_data	containing spd data as per input

7.4.2.44 get_dimm_serial_num()

Get DIMM serial number.

Supported platforms: Fam-1Ah_Mod-00h-0Fh

Parameters

in	soc_num	Socket index.
in	dimm_addr	DIMM address
out	serial_num	containing DIMM serial number

7.5 esmi_mailbox_nda.h File Reference

```
#include <stdbool.h>
#include "apml_err.h"
```

Data Structures

struct status_query_payload

data for status query payload. Members contatin repair entry number.

• struct get_ras_action_data_in

data input for the get BMC RAS action status. Members contatin repair entry number and ras action id.

· struct ras action status

Output data for the get BMC RAS action status. Members contatin repair result, repair entry number and ras action id

struct action_payload

data for the action payload. Members contatin pay load, ofset, repair entry number.

· struct set ras action data in

data input for set ras action status. Members contatin struct action_payload, ras action ID and eom flag.

Enumerations

enum esb_mailbox_nda_commmands { SET_BMC_RAS_ACTION = 0x66, GET_BMC_RAS_ACTION_S
 TATUS }

Mailbox message IDs defined in the APML library (NDA)

Functions

oob_status_t set_bmc_ras_action_status (uint8_t soc_num, struct set_ras_action_data_in data_in, uint32_t *status)

Set BMC RAS action status.

• oob_status_t get_bmc_ras_action_status (uint8_t soc_num, struct get_ras_action_data_in data_in, struct ras_action_status *status)

Get BMC RAS action status.

7.5.1 Detailed Description

Header file for the NDA Mailbox messages supported by APML library. All required function, structure, enum, etc. definitions should be defined in this file.

This header file contains the following: NDA APIs prototype of the Mailbox messages exported by the APML library. Description of the API, arguments and return values. The Error codes returned by the API.

7.5.2 Function Documentation

7.5.2.1 set_bmc_ras_action_status()

Set BMC RAS action status.

This function will set BMC RAS action status for the specified action ID. Supported platforms: Fam-1Ah Mod-00h-0Fh

Parameters

in	soc_num	Socket index.	
in	data_in	struct set_ras_action_data_in containing struct action_payload, ras action ID and eom flag.	
out	status	response for ras action.	

7.5.2.2 get_bmc_ras_action_status()

Get BMC RAS action status.

This function will read BMC RAS action status for the specified action ID. Supported platforms: Fam-1Ah_Mod-00h-0Fh

Parameters

in	soc_num	Socket index.
in	data_in	struct get_ras_action_data_in containing struct status_query_payload and ras action id.
out	status	struct ras_action_status containing repair result and struct get_ras_action_data_in.

7.6 esmi_rmi.h File Reference

```
#include "apml_err.h"
```

Macros

• #define MAX ALERT REG 32

Max alert register //.

#define MAX_THREAD_REG_V20 32

Max thread register for rev 20 //.

• #define MAX_THREAD_REG_V10 16

Max thread register for rev 10 //.

Enumerations

• enum sbrmi_status_code {

```
SBRMI_SUCCESS = 0x0, SBRMI_CMD_TIMEOUT = 0x11, SBRMI_WARM_RESET = 0x22, SBRMI_UN ← KNOWN_CMD_FORMAT = 0x40,

SBRMI_INVALID_READ_LENGTH = 0x41, SBRMI_EXCESSIVE_DATA_LENGTH = 0x42, SBRMI_INV ← ALID_THREAD = 0x44, SBRMI_UNSUPPORTED_CMD = 0x45,

SBRMI_CMD_ABORTED = 0x81 }
```

Error codes retured by APML mailbox functions.

enum sbrmi registers {

SBRMI_REVISION = 0x0, SBRMI_CONTROL, SBRMI_STATUS, SBRMI_READSIZE,

SBRMI_THREADENABLESTATUS0, SBRMI_ALERTSTATUS0 = 0x10, SBRMI_ALERTSTATUS15 = 0x1F, SBRMI_ALERTMASK0 = 0x20,

 $SBRMI_ALERTMASK15 = 0x2F$, $SBRMI_SOFTWAREINTERRUPT = 0x40$, $SBRMI_THREADNUMBER$, $SBRMI_THREAD128CS = 0x4B$,

SBRMI_RASSTATUS, SBRMI_THREADNUMBERLOW = 0x4E, SBRMI_THREADNUMBERHIGH = 0x4F, SBRMI_ALERTSTATUS16 = 0x50,

 $\label{eq:sbrmi_alertstatus} \textbf{SBRMI_ALERTSTATUS31} = 0x5F, \ \textbf{SBRMI_MPOOUTBNDMSG0} = 0x80, \ \textbf{SBRMI_MPOOUTBNDMSG7} = 0x87, \ \textbf{SBRMI_ALERTMASK16} = 0xC0,$

SBRMI_ALERTMASK31 = 0xCF }

SB-RMI(Side-Band Remote Management Interface) features register access.

Functions

oob_status_t read_sbrmi_revision (uint8_t soc_num, uint8_t *buffer)

Read revision from SB_RMI register command. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t read_sbrmi_control (uint8_t soc_num, uint8_t *buffer)

Read Control byte from SB_RMI register command. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob status t read sbrmi status (uint8 t soc num, uint8 t *buffer)

Read one byte of Status value from SB_RMI register command. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob status t read sbrmi readsize (uint8 t soc num, uint8 t *buffer)

This register specifies the number of bytes to return when using the block read protocol to read SBRMI← _x[4F:10]. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

• oob_status_t read_sbrmi_threadenablestatus (uint8_t soc_num, uint8_t *buffer)

Read one byte of Thread Status from SB_RMI register command. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob status t read sbrmi multithreadenablestatus (uint8 t soc num, uint8 t *buffer)

Read one byte of Thread Status from SB_RMI register command. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob status t read sbrmi swinterrupt (uint8 t soc num, uint8 t *buffer)

This register is used by the SMBus master to generate an interrupt to the processor to indicate that a message is available.. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

• oob status t read sbrmi threadnumber (uint8 t soc num, uint8 t *buffer)

This register indicates the maximum number of threads present. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob status t read sbrmi mp0 msg (uint8 t soc num, uint8 t *buffer)

This register will read the message running on the MP0. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob status t read sbrmi alert status (uint8 t soc num, uint8 t num of alert status reg, uint8 t **buffer)

This function will read bit vector for all the threads. Value of 1 indicates MCE occured for the thread and is set by hardware. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob status t read sbrmi alert mask (uint8 t soc num, uint8 t num of alert mask reg, uint8 t **buffer)

This function will read bit vector for all the threads. Value of 1 indicates alert signaling disabled for corresponding SBRMI::AlertStatus[MceStat] for the thread. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t read_sbrmi_inbound_msg (uint8_t soc_num, uint8_t *buffer)

This register will read the inbound message. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t read_sbrmi_outbound_msg (uint8_t soc_num, uint8_t *buffer)

This register will read the outbound message. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t read_sbrmi_threadnumberlow (uint8_t soc_num, uint8_t *buffer)

This register indicates the low part of maximum number of threads. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob status t read sbrmi threadnumberhi (uint8 t soc num, uint8 t *buffer)

This register indicates the upper part of maximum number of threads. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t read_sbrmi_thread_cs (uint8_t soc_num, uint8_t *buffer)

This register is used to read the thread cs. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t read_sbrmi_ras_status (uint8_t soc_num, uint8_t *buffer)

This register will read the ras status. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t clear_sbrmi_ras_status (uint8_t soc_num, uint8_t buffer)

This API will clear ras status register. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t esmi_get_threads_per_socket (uint8_t soc_num, uint32_t *threads_per_socket)

Get the number of threads per socket.

Variables

const uint8_t thread_en_reg_v10 [MAX_THREAD_REG_V10]

thread enable register revision 0x10

const uint8_t thread_en_reg_v20 [MAX_THREAD_REG_V20]

thread enable register revision 0x20

const uint8_t alert_status [MAX_ALERT_REG]

alert status register

const uint8_t alert_mask [MAX_ALERT_REG]

alert mask

7.6.1 Detailed Description

Header file for the APML library for SB-RMI functionality access. All required function, structure, enum, etc. definitions should be defined in this file for SB-RMI Register accessing.

This header file contains the following: APIs prototype of the APIs exported by the APML library. Description of the API, arguments and return values. The Error codes returned by the API.

7.7 esmi tsi.h File Reference

```
#include "apml_err.h"
```

Macros

#define TEMP_INC 0.125

Register encode the temperature to increase in 0.125 In decimal portion one increase in byte is equivalent to 0.125.

Enumerations

· enum sbtsi registers {

 $\label{eq:status} \textbf{SBTSI_CPUTEMPINT} = 0x1, \textbf{SBTSI_STATUS}, \textbf{SBTSI_CONFIGURATION}, \textbf{SBTSI_UPDATERATE}, \\ \textbf{SBTSI_HITEMPINT} = 0x7, \textbf{SBTSI_LOTEMPINT}, \textbf{SBTSI_CONFIGWR}, \textbf{SBTSI_CPUTEMPDEC} = 0x10, \\ \textbf{SBTSI_CPUTEMPOFFINT}, \textbf{SBTSI_CPUTEMPOFFDEC}, \textbf{SBTSI_HITEMPDEC}, \textbf{SBTSI_LOTEMPDEC}, \\ \textbf{SBTSI_TIMEOUTCONFIG} = 0x22, \textbf{SBTSI_ALERTTHRESHOLD} = 0x32, \textbf{SBTSI_ALERTCONFIG} = 0xBF, \\ \textbf{SBTSI_MANUFID} = 0xFE, \\ \textbf{SBTSI_REVISION} = 0xFF \}$

SB-TSI(Side-Band Temperature Sensor Interface) commands register access. The below registers mentioned as per Genessis PPR.

 enum sbtsi_config_write { ARA_MASK = 0x2, READORDER_MASK = 0x20, RUNSTOP_MASK = 0x40, ALERTMASK_MASK = 0x80 }

Bitfield values to be set for SBTSI confirm register [7] Alert mask [6] RunStop [5] ReadOrder [1] AraDis.

Functions

oob_status_t read_sbtsi_cpuinttemp (uint8_t soc_num, uint8_t *buffer)

integer CPU temperature value The CPU temperature is calculated by adding the CPU temperature offset(S← BTSI::CpuTempOffInt, SBTSI::CpuTempOffDec) to the processor control temperature (Tctl). SBTSI::CpuTempInt and SBTSI::CpuTempDec combine to return the CPU temperature. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob status t read sbtsi status (uint8 t soc num, uint8 t *buffer)

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0 , the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples. Supported platforms \leftarrow : Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t read_sbtsi_config (uint8_t soc_num, uint8_t *buffer)

The bits in this register are Read-only and can be written by Writing to the corresponding bits in SBTSI←::ConfigWr Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t read_sbtsi_updaterate (uint8_t soc_num, float *buffer)

This register value specifies the rate at which CPU temperature is compared against the temperature thresholds to determine if an alert event has occurred. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

· oob status t write sbtsi updaterate (uint8 t soc num, float uprate)

This register value specifies the rate at which CPU temperature is compared against the temperature thresholds to determine if an alert event has occurred. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob status t read sbtsi hitempint (uint8 t soc num, uint8 t *buffer)

This value specifies the integer portion of the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is greater than or equal to the threshold. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

• oob_status_t read_sbtsi_lotempint (uint8_t soc_num, uint8_t *buffer)

This value specifies the integer portion of the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is less than or equal to the threshold Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

oob_status_t read_sbtsi_configwrite (uint8_t soc_num, uint8_t *buffer)

This register provides write access to SBTSI::Config Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob status t read sbtsi cputempdecimal (uint8 t soc num, float *buffer)

The value returns the decimal portion of the CPU temperature Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t read_sbtsi_cputempoffint (uint8_t soc_num, uint8_t *temp_int)

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to specify the CPU temperature offset Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob_status_t read_sbtsi_cputempoffdec (uint8_t soc_num, float *temp_dec)

This value specifies the decimal/fractional portion of the CPU temperature offset added to Tctl to calculate the CPU temperature. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t read_sbtsi_hitempdecimal (uint8_t soc_num, float *temp_dec)

This value specifies the decimal portion of the high temperature threshold. Supported platforms → : Fam-19h Mod-00h-0Fh, Fam-19h Mod-10h-1Fh, Fam-19h Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

• oob_status_t read_sbtsi_lotempdecimal (uint8_t soc_num, float *temp_dec)

value specifies the decimal portion of the low temperature threshold. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t read_sbtsi_timeoutconfig (uint8_t soc_num, uint8_t *timeout)

value specifies 0=SMBus defined timeout support disabled. 1=SMBus defined timeout support enabled. SMBus timeout enable. If SB-RMI is in use, SMBus timeouts should be enabled or disabled in a consistent manner on both interfaces. SMBus defined timeouts are not disabled for SB-RMI when this bit is set to 0. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob_status_t read_sbtsi_alertthreshold (uint8_t soc_num, uint8_t *samples)

Specifies the number of consecutive CPU temperature samples for which a temperature alert condition needs to remain valid before the corresponding alert bit is set. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t read_sbtsi_alertconfig (uint8_t soc_num, uint8_t *mode)

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0 , the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples. Supported platforms←: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t read_sbtsi_manufid (uint8_t soc_num, uint8_t *man_id)

Returns the AMD manufacture ID Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob status t read sbtsi revision (uint8 t soc num, uint8 t *rivision)

Specifies the SBI temperature sensor interface revision Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob_status_t sbtsi_get_cputemp (uint8_t soc_num, float *cpu_temp)

CPU temperature value The CPU temperature is calculated by adding SBTSI::CpuTempInt and SBTSI::CpuTempDec combine to return the CPU temperature. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t sbtsi_get_temp_status (uint8_t soc_num, uint8_t *loalert, uint8_t *hialert)

Status register is Read-only, volatile field If SBTSI::AlertConfig[AlertCompEn] == 0 , the temperature alert is latched high until the alert is read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples. Supported platforms←: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t sbtsi_get_config (uint8_t soc_num, uint8_t *al_mask, uint8_t *run_stop, uint8_t *read_ord, uint8_t *ara)

The bits in this register are Read-only and can be written by Writing to the corresponding bits in SBTSI←::ConfigWr Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

• oob_status_t sbtsi_set_configwr (uint8_t soc_num, uint8_t mode, uint8_t config_mask)

The bits in this register are defined sbtsi_config_write and can be written by writing to the corresponding bits in SB← TSI::ConfigWr Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob_status_t sbtsi_get_timeout (uint8_t soc_num, uint8_t *timeout_en)

To verify if timeout support enabled or disabled Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob status t sbtsi set timeout config (uint8 t soc num, uint8 t mode)

To enable/disable timeout support Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t sbtsi_set_hitemp_threshold (uint8_t soc_num, float hitemp_thr)

This value set the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is greater than or equal to the threshold. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t sbtsi_set_lotemp_threshold (uint8_t soc_num, float lotemp_thr)

This value set the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is less than or equal to the threshold. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob status t sbtsi get hitemp threshold (uint8 t soc num, float *hitemp thr)

This value specifies the high temperature threshold. The high temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is greater than or equal to the threshold. Supported platforms: Fam-19h Mod-00h-0Fh, Fam-19h Mod-10h-1Fh, Fam-19h Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

• oob status t sbtsi get lotemp threshold (uint8 t soc num, float *lotemp thr)

This value specifies the low temperature threshold. The low temperature threshold specifies the CPU temperature that causes ALERT_L to assert if the CPU temperature is less than or equal to the threshold. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

oob_status_t read_sbtsi_cputempoffset (uint8_t soc_num, float *temp_offset)

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to specify the CPU temperature offset Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

• oob status t write sbtsi cputempoffset (uint8 t soc num, float temp offset)

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to set the CPU temperature offset Supported platforms: Fam-19h Mod-00h-0Fh, Fam-19h Mod-10h-1Fh, Fam-19h Mod-90h-9Fh and Fam-1Ah Mod-00h-0Fh.

oob_status_t sbtsi_set_alert_threshold (uint8_t soc_num, uint8_t samples)

Specifies the number of consecutive CPU temperature samples for which a temperature alert condition needs to remain valid before the corresponding alert bit is set. Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-10h-1Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

· oob status t sbtsi set alert config (uint8 t soc num, uint8 t mode)

Alert comparator mode enable Supported platforms: Fam-19h_Mod-00h-0Fh, Fam-19h_Mod-90h-9Fh and Fam-1Ah_Mod-00h-0Fh.

7.7.1 Detailed Description

Header file for the APML library for SB-TSI functionality access. All required function, structure, enum, etc. definitions should be defined in this file for SB-TSI Register accessing.

This header file contains the following: APIs prototype of the APIs exported by the APML library. Description of the API, arguments and return values. The Error codes returned by the API.

7.8 rmi mailbox mi300.h File Reference

```
#include "apml_common.h"
#include "apml_err.h"
```

Data Structures

struct max mem bw

Structure for Max DDR/HBM bandwidth and utilization. It contains max bandwidth(16 bit data) in GBps, current utilization bandwidth(Read+Write)(16 bit data) in GBps.

struct svi_port_domain

struct containing port and slave address.

• struct freq_limits

struct containing max frequency and min frequencey limit

· struct mclk fclk pstates

struct containing memory clock and fabric clock pstate mappings.

struct statistics

struct containing statistics parameter of interest and output control pstate mappings.

struct xgmi speed rate n width

struct containing xgmi speed rate in MHZ and link width in units of Gpbs. If link_width[0] = 1 then XGMI link X2 is supported. If link_width[1] = 1 then XGMI link X4 is supported. If Link_width[2] = 1 then XGMI link X4 is supported and similarly if link_width[3] = 1 then XGMI link X8 is supported.

· struct hbm device info

struct containing device vendor, part number and total memory size in GBs.

· struct host status

struct containing power management controlling status, driving running status.

Macros

• #define MI300A ENCODING SIZE 10

MI300A encoding size //.

Enumerations

enum esb_mi300_mailbox_commmands {

SET_MAX_GFX_CORE_CLOCK = 0x81, SET_MIN_GFX_CORE_CLOCK, SET_MAX_PSTATE, GET_P↔ STATES,

GET_CURR_XGMI_PSTATE, SET_XGMI_PSTATE, UNSET_XGMI_PSTATE, GET_XGMI_PSTATES, GET_XCC_IDLE_RESIDENCY, GET_ENERGY_ACCUMULATOR = 0x90, GET_RAS_ALARMS, GET_← PM_ALARMS,

GET_PSN, GET_LINK_INFO, GET_ABS_MAX_MIN_GFX_FREQ = 0x96, GET_SVI_TELEMETRY_BY_ \leftrightarrow RAIL,

GET_DIE_TYPE, GET_ACT_GFX_FREQ_CAP_SELECTED = 0x9c, GET_DIE_HOT_SPOT_INFO = 0xA0, GET_MEM_HOT_SPOT_INFO.

GET_MAX_OP_TEMP, GET_SLOW_DOWN_TEMP, GET_STATUS = 0xA4, GET_MAX_MEM_BW_UTI↔ LIZATION = 0XB0.

GET_HBM_THROTTLE, SET_HBM_THROTTLE, GET_HBM_STACK_TEMP, GET_GFX_CLK_FREQ_ \leftarrow LIMITS,

GET_FCLK_FREQ_LIMITS, GET_SOCKETS_IN_SYSTEM, GET_HBM_DEVICE_INFO, GET_PCIE_ST \leftarrow ATS = 0xBA,

GET_BIST_RESULTS = 0xBC, QUERY_STATISTICS, CLEAR_STATISTICS }

Mailbox message types defined in the APML library.

• enum range type { MIN = 0, MAX }

APML range type used by GFX core clock frequency. Max, MIN are the values. Min is 0 and Max is 1.

enum clk_type { GFX_CLK = 0, F_CLK }

APML clock frequency type. GFX CLK or F CLK GFX CLK value is 0 and F CLK value is 1.

enum alarms_type { PM }

APML alarms type. PM_ALARMS. PM is 0.

Functions

 oob_status_t set_gfx_core_clock (uint8_t soc_num, enum range_type freq_type, uint32_t freq) Set maximum/minimum gfx core clock frequency. oob_status_t set_mclk_fclk_max_pstate (uint8_t soc_num, uint32_t pstate) Set maximum mem and fclck pstate. oob_status_t get_mclk_fclk_pstates (uint8_t soc_num, uint8_t pstate_ind, struct mclk_fclk_pstates *pstate) Get memory and fabric clock power state mappings. oob_status_t set_xgmi_pstate (uint8_t soc_num, uint32_t pstate) Sets the XGMI Pstate. • oob_status_t unset_xgmi_pstate (uint8_t soc_num) Resets the XGMI Pstate. · oob_status_t_get_xgmi_pstates (uint8_t soc_num, uint8_t pstate_ind, struct xgmi_speed_rate_n_width *xgmi_pstate) Read XGMI power state mappings. oob_status_t get_xcc_idle_residency (uint8_t soc_num, uint32_t *gfx_cores_idle_res) Read xcc idle residency percentage. oob_status_t get_energy_accum_with_timestamp (uint8_t soc_num, uint64_t *energy, uint64_t *time_← stamp) Read energy accumulator with time stamp. • oob_status_t get_alarms (uint8_t soc_num, enum alarms_type type, uint32_t *buffer) Read PM alarm status based on enumeration type alarms_type. • oob_status_t get_psn (uint8_t soc_num, uint32_t die_index, uint64_t *buffer) Reads public serial number (PSN). oob_status_t get_link_info (uint8_t soc_num, uint8_t *link_config, uint8_t *module_id) oob_status_t get_max_min_gfx_freq (uint8_t soc_num, uint16_t *max_freq, uint16_t *min_freq) Read maximum and minimum allowed GFX engine frequency. oob_status_t get_act_gfx_freq_cap (uint8_t soc_num, uint16_t *freq) Read Actual GFX frequency cap selected. oob status t get svi rail telemetry (uint8 t soc num, struct svi port domain port, uint32 t *pow) Read SVI based telemetry for individual rails. oob_status_t get_die_hotspot_info (uint8_t soc_num, uint8_t *die_id, uint16_t *temp) Reads local ID of the hottest die and its temperature. oob_status_t get_mem_hotspot_info (uint8_t soc_num, uint8_t *hbm_stack_id, uint16_t *hbm_temp) Reads local ID of the HBM stack and its temperature. oob_status_t get_host_status (uint8_t soc_num, struct host_status *status) Reads the status in a bit vector. oob status t get max mem bw util (uint8 t soc num, struct max mem bw *bw) Reads max memory bandwidth utilization. • oob_status_t get_hbm_throttle (uint8_t soc_num, uint32_t *mem_th) Reads HBM throttle. • oob status t set hbm throttle (uint8 t soc num, uint32 t mem th) writes HBM throttle. oob status t get hbm temperature (uint8 t soc num, uint32 t index, uint16 t *temp) Reads hbm stack temperature. oob_status_t get_clk_freq_limits (uint8_t soc_num, enum clk_type type, struct freq_limits *limit) Reads GFX/F clk frequency limits based on enumeration type clk_type .

oob status t get sockets in system (uint8 t soc num, uint32 t *sockets count)

oob_status_t get_bist_results (uint8_t soc_num, uint8_t die_id, uint32_t *bist_result)

Reads number of sockets in system.

Reads die level bist result status from package.

• oob_status_t get_statistics (uint8_t soc_num, struct statistics stat, uint32_t *param)

Reads statistics for a given parameter.

• oob_status_t clear_statistics (uint8_t soc_num)

Clears statistics.

oob_status_t get_die_type (uint8_t soc_num, uint32_t data_in, uint32_t *data_out)
 Get die type.

oob_status_t get_curr_xgmi_pstate (uint8_t soc_num, uint8_t *xgmi_pstate)

Get current xgmi pstate Supported platforms: Fam-19h_Mod-90h-9Fh.

oob_status_t get_max_operating_temp (uint8_t soc_num, uint32_t ctf_type, uint16_t *temp)

Get maximum operating temperature.

oob_status_t get_slow_down_temp (uint8_t soc_num, uint32_t ctf_type, uint16_t *slow_down_temp)
 Get slow down temperature Supported platforms: Fam-19h_Mod-90h-9Fh.

• oob_status_t get_hbm_dev_info (uint8_t soc_num, struct hbm_device_info *dev_info)

Get hbm device information.

oob_status_t get_pciestats (uint8_t soc_num, uint32_t pcie_stat_select, uint32_t *pcie_stats)
 Get PCIe statistics.

7.8.1 Detailed Description

Header file for the MI300 mailbox messages supported by APML library. All required function, structure, enum, etc. definitions should be defined in this file.

This header file contains the following: APIs prototype of the Mailbox messages for MI300 exported by the APML library. Description of the API, arguments and return values. The Error codes returned by the API.

7.8.2 Function Documentation

7.8.2.1 set_gfx_core_clock()

Set maximum/minimum gfx core clock frequency.

This function sets user provied frequency as MAX GFX/MIN GFX core clock frequency in MHZ based on enumeration type range_type. Supported platforms: Fam-19h_Mod-90h-9Fh.

in	soc_num	Socket index.
in	freq_type	enumeration type range_type containing "MIN" = 0 or "MAX" = 1.
in	freq	frequency in MHZ.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.2 set_mclk_fclk_max_pstate()

Set maximum mem and fclck pstate.

This function sets the maximum memory and fabric clock power state. Mappings from memory and fabric clock pstate to MEMCLK/FCLK frequency can be found by issuing GetPstates command. Supported platforms
∴ Fam-19h_Mod-90h-9Fh.

In case if the in-band has also set the maximum Pstate, then lower of the limits is used.

Parameters

in	soc_num	Socket index.
in <i>pstate</i>		maximum pstate. Valid pstate range is 0 - 3.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.3 get_mclk_fclk_pstates()

Get memory and fabric clock power state mappings.

This function returns the memory and fabric clock power state mappings. Returns MEMCLK/FCLK frequency in units of 1MHz for the available clock power states (Pstates). Each MEMCLK/FCLK frequency pair is returned independently for each pstate. Supported platforms: Fam-19h_Mod-90h-9Fh.

in	soc_num	Socket index.
in	pstate_ind	index of the pstate.
out	pstate	struct mclk_fclk_pstates containing mem_clk and f_clk frequency in MHz.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.4 set_xgmi_pstate()

Sets the XGMI Pstate.

This function sets the specified XGMI Pstate. This disables all active XGMI Pstate management although $X \leftarrow GMI$ power down modes will still be supported. Only 2 XGMI states are supported (0/1). Supported platforms: Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
in	pstate	power state. valid values are 0 - 1.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.5 unset_xgmi_pstate()

Resets the XGMI Pstate.

This function resets the XGMI Pstate specified in the SetXgmiPstate, causing XGMI link speed/width to be actively managed by the GPU. Supported platforms: Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.6 get_xgmi_pstates()

Read XGMI power state mappings.

This function reads the XGMI power state mappings. Reads the supported XGMI link speeds and widths available to the SetXgmiPstate message. Link speeds reported in units of 1Gpbs. Supported platforms: Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
in	pstate_ind	xgmi pstate index for speed rate.
out	xgmi_pstate	struct xgmi_speed_rate_n_width containing speed rate in MHz and link width

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.7 get_xcc_idle_residency()

Read xcc idle residency percentage.

This function will provide the average xcc idle residency across all GFX cores in the socket.100% specifies that all enabled GFX cores in the socket are running in idle. Supported platforms: Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
out	gfx_cores_idle_res	idle residency in percentage

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.8 get_energy_accum_with_timestamp()

Read energy accumulator with time stamp.

This function will read 64 bits energy accumulator and the 56 bit time stamp. Supported platforms \leftarrow : Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
out	energy	accumulator 2 [^] 16 J.
out	time_stamp	time stamp (units:10ns).

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.9 get_alarms()

Read PM alarm status based on enumeration type alarms_type.

This function provides PM alarm status if the enumeration type alarms_type is PM = 0 then it will retrieve PM alarm status . If buffer value is 1 the status is VRHOT. If the buffer value is 2 status is die over temp. If the buffer value is 4 status is HBM over temp and if the buffer is 8 then status is PWRBRK. Supported platforms: $Fam-19h_Mod-90h-9Fh$.

Parameters

in	soc_num	Socket index.
in	type	enumeration type alarms_type. PM = 0.
out	buffer	returns PSP fw return data.

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.10 get_psn()

Reads public serial number (PSN).

This function will return 64 bit public serial number (PSN) unique to each die. Supported platforms : Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
in	die_index	core/die index.
out	buffer	returns 64 bit unique public serial number.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.11 get_link_info()

Read link Info.

This function will read link info. Function will read the module ID and link config reflecting strapping pins. Supported platforms: Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
out	link_config	link configuration.
out	module <i>⇔</i>	module ID.
	_id	

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.12 get_max_min_gfx_freq()

Read maximum and minimum allowed GFX engine frequency.

This function will read maximum and minimum allowed GFX engine frequency. Supported platforms \leftarrow : Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
out	max_freq	maximum GFX frequency in MHZ.
out	min_freq	minimum GFX frequency in MHZ.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.13 get_act_gfx_freq_cap()

Read Actual GFX frequency cap selected.

This function will read current seleted GFX engine clock frequency. It reflects minimum of all frequency caps seleted via in-band and out-of-band controls. Supported platforms: Fam-19h Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
out	freq	maximum GFX frequency in MHZ.

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.14 get_svi_rail_telemetry()

Read SVI based telemetry for individual rails.

This function will read SVI based telemetry for individual rails. Supported platforms: Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
in	port	struct svi_telemetry_domain containing port and slave address.
out	pow	power in milliwatts.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.15 get_die_hotspot_info()

Reads local ID of the hottest die and its temperature.

This function will read local ID of the hottest die and its corresponding die temperature. Measured in every 1 ms and the most recently measured temperature in ℃ is reported. Supported platforms: Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
out	die_id	Hottest die ID.
out	temp	Die hot spot temperature in ℃.

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.16 get_mem_hotspot_info()

Reads local ID of the HBM stack and its temperature.

This function will read local ID of the HBM stack and its corresponding HBM stack temperature. Measured in every 1 ms and the most recently measured temperature is reported. Supported platforms: Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
out	hbm_stack <i>⇔</i>	Local ID of the hottest HBM stack.
	_id	
out	hbm temp	temperature in units of 1 ℃.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.17 get_host_status()

Reads the status in a bit vector.

This function will read PM controller status and driver running status in a bit vector Supported platforms : Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
out	status	struct host_status containing power management controller status and driver running status.

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.18 get_max_mem_bw_util()

Reads max memory bandwidth utilization.

This function will provide theoretic.al maximum HBM/memory bandwidth of the system in GB/s, utilized bandwidth in GB/S. Supported platforms: Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
out	bw	struct max_mem_bw containing max bw, utilized b/w.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.19 get_hbm_throttle()

Reads HBM throttle.

This function will read HBM throttle in percentage. Supported platforms: Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
out	mem_th	hbm throttle in percentage (0 - 100%).

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.20 set_hbm_throttle()

writes HBM throttle.

This function will write HBM throttle. Supported platforms: Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
in	mem_th	hbm throttle in percentage (0 - 80%).

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.21 get_hbm_temperature()

Reads hbm stack temperature.

This function will read particular hbm stack temperature. Supported platforms: Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
in	index	hbm stack index (0 - 7 for MI300).
out	temp	temperature in units of 1 ℃.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.22 get_clk_freq_limits()

Reads GFX/F clk frequency limits based on enumeration type clk_type .

This function will provide socket's GFX/F clk max and min frequnecy limits based on enumberation type clk_type . The function reads GFX clk frequency limits if the enumberation type clk_type is $GFX_CLK = 0$ else it will read F_CLK frequency limits. Supported platforms: F_{CLK} frequency limits.

Parameters

in	soc_num	Socket index.	
in	type	enumeration type clk_type . Values are "GFX_CLK" = 0 or "F_CLK" = 1.	
out	limit	struct freq_limits containing max and min GFX/F_clk frequency in MHZ.	

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.23 get_sockets_in_system()

Reads number of sockets in system.

This function will read number of sockets in system. Supported platforms: Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
out	sockets_count	Numbers of sockets in system

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.24 get_bist_results()

Reads die level bist result status from package.

This function will read die level bist result status from package. Supported platforms: Fam-19h_Mod-90h-9Fh.

in	soc_num	Socket index.
in	_die_id	die level id.
out	by Doxygen bist_result	constituent bist results depending on MI300X/A/C configuration.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.25 get_statistics()

Reads statistics for a given parameter.

This function will read statistics for a given parameter since the last clear statistics command. Supported platforms: Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
in	stat	struct statistics containing statistics parameter of interest and output control.
out	param	parameter or timestamp HI/Lo value.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.26 clear_statistics()

Clears statistics.

This function will clear all stored query statistics timestamps and then resumes data collection or aggregation. Supported platforms: Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
----	---------	---------------

OOB_SUCCESS	is returned upon successful call.

Return values

Non-zero	is returned upon failure.
----------	---------------------------

7.8.2.27 get_die_type()

Get die type.

This function will read die-type, counts and AID base die based on die-ID input. If the bit[0] of input/data_in is 1 then it will get maximum die-ID (0 - 255). If the bit[0] of input/data_in is 0 then the data_out[7:0] will be die type i.e. 0 Not available, 1 means AID, 2 means XCD, 3 means CCD and 4 means HBM stack and 5- 255 are reserved. data_out[15:8] means maximum coumt of currently indexed die type. Data_out[19:16] means AID associated with specified die-ID. Supported platforms: Fam-19h Mod-90h-9Fh.

Parameters

ſ	in	soc_num	Socket index.
ſ	in	data_in	input to get the die-type, counts and AID base.
	out	data_out	maximum die id idnex or the die type based on die-id input.

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.28 get_curr_xgmi_pstate()

Get current xgmi pstate Supported platforms: Fam-19h_Mod-90h-9Fh.

in	soc_num	Socket index.
out	xgmi_pstate	current xgmi pstate

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.29 get_max_operating_temp()

```
oob_status_t get_max_operating_temp (
     uint8_t soc_num,
     uint32_t ctf_type,
     uint16_t * temp )
```

Get maximum operating temperature.

This function will get critical temperature fault core and HBM temperature. Supported platforms

: Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
in	ctf_type	critical temperature fault type. 0 for AID, 1 for CCD, 2 for XCD and 3 for HBM.
out	temp	Max operating temp in ℃

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.30 get_slow_down_temp()

Get slow down temperature Supported platforms: Fam-19h_Mod-90h-9Fh.

in	soc_num	Socket index.
in	ctf_type	critical temperature fault type. 0 for AID, 1 for CCD, 2 for XCD and 3 for HBM.
out	slow_down_temp	slow down temperature in ℃

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.31 get_hbm_dev_info()

Get hbm device information.

This function will get hbm device information i.e. device vendor, part number and total memory size (GBs). Supported platforms: Fam-19h_Mod-90h-9Fh.

Parameters

in	soc_num	Socket index.
out	dev_info	struct hbm_device_info contatining device vendor, part number and total memory size (GBs).

Return values

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

7.8.2.32 get_pciestats()

Get PCIe statistics.

This function will get PCIe statistics including total transitions from L0 to recovery state, total number of replays issued on the PCIe link, total number of NAKs issued on the PCIe link by the device, and total number of NAKs issued on the PCIe link by the receiver. Supported platforms: Fam-19h_Mod-90h-9Fh.

in	soc_num	Socket index.	
in	pcie_stat_select	PCIe stat selector. 0 for L0 to recovery count, 1 for replay count, 2 for NAK sent	
	count and 3 for NAK recieved count.		
out	pcie_stats	pcie statistics	

OOB_SUCCESS	is returned upon successful call.
Non-zero	is returned upon failure.

Index

action_payload, 65	cpuid_reg, 91
apml_encodings, 65	esmi_get_err_msg
apml_err.h, 87	Auxiliary functions, 14
oob_status_t, 88	esmi_get_logical_cores_per_socket
apml_recover_dev	using CPUID Register Access, 35
apml_recovery.h, 89	esmi_get_processor_info
apml_recovery.h, 89	using CPUID Register Access, 34
apml_recover_dev, 89	esmi_get_threads_per_core
Auxiliary functions, 13	using CPUID Register Access, 35
errno_to_oob_status, 13	esmi_get_threads_per_socket
esmi_get_err_msg, 14	SB-RMI Register Read Byte Protocol, 45
	esmi_get_vendor_id
clear_sbrmi_ras_status	using CPUID Register Access, 34
SB-RMI Register Read Byte Protocol, 44	esmi_mailbox.h, 91
clear_statistics	get_bmc_ras_oob_config, 116
rmi_mailbox_mi300.h, 142	get_bmc_ras_run_time_err_validity_ck, 114
core_mca_err_reporting_en	get_bmc_ras_run_time_error_info, 115
oob_config_d_in, 75	get_dimm_serial_num, 119
cpuid_reg	get_post_code, 114
esmi_cpuid_msr.h, 91	override delay reset on sync flood, 113
Current, Min, Max TDP, 24	read_bmc_control_pcie_gen5_rate, 109
read_max_tdp, 24	read bmc cpu base frequency, 108
read_min_tdp, 25	read_bmc_rapl_units, 108
read_tdp, 24	read bmc ras fch reset reason, 100
	read_bmc_ras_mca_msr_dump, 99
dimm_power, 66	read_bmc_ras_mca_validity_check, 99
dimm_spd_d_in, 66	read_bmc_ras_pcie_config_access, 98
dimm_thermal, 67	read_current_dfpstate_frequency, 107
dpm_level, 68	read_current_io_bandwidth, 104
Dram and other features Query, 28	read_current_xgmi_bandwidth, 104
read_ccd_bist_result, 31	read_dimm_power_consumption, 101
read_cclk_freq_limit, 32	read_dimm_spd_register, 119
read_ccx_bist_result, 31	· _ ·
read_ddr_bandwidth, 33	read_dimm_temp_range_and_refresh_rate, 10
read_dram_throttle, 28	read_dimm_thermal_sensor, 101
read_iod_bist, 30	read_lclk_dpm_level_range, 112
read_nbio_error_logging_register, 30	read_ppin_fuse, 117
read_socket_c0_residency, 32	read_pwr_current_active_freq_limit_core, 102
read_vddio_mem_power, 29	read_pwr_current_active_freq_limit_socket, 100
write_dram_throttle, 29	read_pwr_svi_telemetry_all_rails, 103
dram_cecc_leak_rate	read_rapl_core_energy_counters, 109
oob_config_d_in, 75	read_rapl_pckg_energy_counters, 110
dram_cecc_oob_ec_mode	read_ras_df_err_dump, 118
oob_config_d_in, 75	read_ras_df_err_validity_check, 117
	read_rtc, 118
err_type	read_socket_freq_range, 103
run_time_threshold, 82	read_ucode_revision, 112
errno_to_oob_status	reset_on_sync_flood, 113
Auxiliary functions, 13	set_bmc_ras_err_threshold, 115
esmi_cpuid_msr.h, 90	set_bmc_ras_oob_config, 116

write_apb_disable, 106	get_hbm_throttle
write_apb_enable, 106	rmi_mailbox_mi300.h, 138
write_bmc_report_dimm_power, 97	get_host_status
write_bmc_report_dimm_thermal_sensor, 98	rmi_mailbox_mi300.h, 137
write_df_pstate_range, 111	get_link_info
write_gmi3_link_width_range, 105	rmi_mailbox_mi300.h, 134
write_lclk_dpm_level_range, 107	get_max_mem_bw_util
write_pwr_efficiency_mode, 110	rmi_mailbox_mi300.h, 137
write_xgmi_link_width_range, 105	get_max_min_gfx_freq
esmi_mailbox_nda.h, 119	rmi_mailbox_mi300.h, 135
get_bmc_ras_action_status, 121	get max operating temp
set_bmc_ras_action_status, 120	rmi mailbox mi300.h, 144
esmi_oob_cpuid	get_mclk_fclk_pstates
SB-RMI CPUID Register Access, 38	rmi_mailbox_mi300.h, 130
esmi_oob_cpuid_eax	get_mem_hotspot_info
SB-RMI CPUID Register Access, 39	rmi_mailbox_mi300.h, 136
esmi_oob_cpuid_ebx	get_pciestats
SB-RMI CPUID Register Access, 39	rmi_mailbox_mi300.h, 145
esmi_oob_cpuid_ecx	get_post_code
SB-RMI CPUID Register Access, 40	esmi_mailbox.h, 114
esmi_oob_cpuid_edx	get_psn
SB-RMI CPUID Register Access, 40	rmi_mailbox_mi300.h, 134
esmi_oob_read_msr	get ras action data in, 69
SB RMI Read Processor Register Access, 37	get_slow_down_temp
esmi_rmi.h, 121	rmi_mailbox_mi300.h, 144
esmi_tsi.h, 123	get_sockets_in_system
63III_t3I.II, 123	rmi_mailbox_mi300.h, 141
freq_limits, 68	get_statistics
	rmi_mailbox_mi300.h, 142
get_act_gfx_freq_cap	get_svi_rail_telemetry
rmi_mailbox_mi300.h, 135	rmi_mailbox_mi300.h, 135
get_alarms	
rmi mailbox mi300.h, 133	get_xcc_idle_residency
get_bist_results	rmi_mailbox_mi300.h, 132
rmi_mailbox_mi300.h, 141	get_xgmi_pstates
get_bmc_ras_action_status	rmi_mailbox_mi300.h, 132
esmi_mailbox_nda.h, 121	hbm_device_info, 69
get_bmc_ras_oob_config	host_status, 70
esmi_mailbox.h, 116	11031_314143, 70
get_bmc_ras_run_time_err_validity_ck	input
esmi_mailbox.h, 114	ras_df_err_dump, 79
get_bmc_ras_run_time_error_info	//
esmi_mailbox.h, 115	lclk_dpm_level_range, 70
get_clk_freq_limits	link_id
rmi_mailbox_mi300.h, 139	link_id_bw_type, 71
get_curr_xgmi_pstate	link_id_bw_type, 71
rmi_mailbox_mi300.h, 143	link id, 71
get die hotspot info	
<u> </u>	max_ddr_bw, 71
rmi_mailbox_mi300.h, 136	max_mem_bw, 72
get_die_type	mca_bank, 72
rmi_mailbox_mi300.h, 143	mca_oob_misc0_ec_enable
get_dimm_serial_num	oob_config_d_in, 74
esmi_mailbox.h, 119	mclk_fclk_pstates, 73
get_energy_accum_with_timestamp	
rmi_mailbox_mi300.h, 132	nbio_err_log, 73
get_hbm_dev_info	
rmi_mailbox_mi300.h, 145	oob_config_d_in, 74
get_hbm_temperature	core_mca_err_reporting_en, 75
rmi mailbox mi300.h. 139	dram cecc leak rate, 75

dram_cecc_oob_ec_mode, 75	read_current_dfpstate_frequency
mca_oob_misc0_ec_enable, 74	esmi_mailbox.h, 107
pcie_err_reporting_en, 75	read_current_io_bandwidth
oob_status_t	esmi_mailbox.h, 104
apml_err.h, 88	read_current_xgmi_bandwidth
Out-of-band Performance (Boost limit) Control, 22	esmi_mailbox.h, 104
write_esb_boost_limit, 22	read_ddr_bandwidth
write_esb_boost_limit_allcores, 22	Dram and other features Query, 33
override_delay_reset_on_sync_flood	read_dimm_power_consumption
esmi_mailbox.h, 113	esmi_mailbox.h, 101
pci address, 75	read_dimm_spd_register
pcie_err_reporting_en	esmi_mailbox.h, 119
oob_config_d_in, 75	read_dimm_temp_range_and_refresh_rate
Performance (Boost limit) Monitor, 20	esmi_mailbox.h, 100
read_bios_boost_fmax, 20	read_dimm_thermal_sensor
read_esb_boost_limit, 20	esmi_mailbox.h, 101
Platforms, 18	read_dram_throttle
Power Control, 19	Dram and other features Query, 28
write_socket_power_limit, 19	read_esb_boost_limit
Power Monitor, 16	Performance (Boost limit) Monitor, 20
read_max_socket_power_limit, 17	read_iod_bist
read_socket_power, 16	Dram and other features Query, 30
read_socket_power_limit, 16	read_lclk_dpm_level_range
processor_info, 76	esmi_mailbox.h, 112
Prochot, 26	read_max_socket_power_limit
read_prochot_residency, 26	Power Monitor, 17
read_prochot_status, 26	read_max_tdp
pstate_freq, 77	Current, Min, Max TDP, 24
	read_max_threads_per_l3
ras_action_status, 77	SB-RMI CPUID Register Access, 41
ras_df_err_chk, 78	read_min_tdp
ras_df_err_dump, 78	Current, Min, Max TDP, 25
input, 79	read_nbio_error_logging_register
ras_override_delay, 79	Dram and other features Query, 30 read_ppin_fuse
ras_rt_err_req_type, 80	esmi_mailbox.h, 117
ras_rt_valid_err_inst, 80	read_prochot_residency
read_bios_boost_fmax	Prochot, 26
Performance (Boost limit) Monitor, 20	read_prochot_status
read_bmc_control_pcie_gen5_rate	Prochot, 26
esmi_mailbox.h, 109	read_pwr_current_active_freq_limit_core
read_bmc_cpu_base_frequency	esmi_mailbox.h, 102
esmi_mailbox.h, 108	read_pwr_current_active_freq_limit_socket
read_bmc_rapl_units	esmi_mailbox.h, 102
esmi_mailbox.h, 108	read_pwr_svi_telemetry_all_rails
read_bmc_ras_fch_reset_reason	esmi_mailbox.h, 103
esmi_mailbox.h, 100 read bmc ras mca msr dump	read_rapl_core_energy_counters
esmi_mailbox.h, 99	esmi_mailbox.h, 109
read_bmc_ras_mca_validity_check	read_rapl_pckg_energy_counters
esmi_mailbox.h, 99	esmi_mailbox.h, 110
read_bmc_ras_pcie_config_access	read_ras_df_err_dump
esmi_mailbox.h, 98	esmi_mailbox.h, 118
read_ccd_bist_result	read_ras_df_err_validity_check
Dram and other features Query, 31	esmi mailbox.h, 117
read_cclk_freq_limit	
rous_oom_noq_mm	-
Dram and other features Query 32	read_rtc
Dram and other features Query, 32 read ccx bist result	read_rtc esmi_mailbox.h, 118
Dram and other features Query, 32 read_ccx_bist_result Dram and other features Query, 31	read_rtc

read_sbrmi_alert_status	get_bist_results, 141
SB-RMI Register Read Byte Protocol, 43	get_clk_freq_limits, 139
read_sbtsi_alertconfig	get_curr_xgmi_pstate, 143
SBTSI Register Read Byte Protocol, 56	get_die_hotspot_info, 136
read_sbtsi_alertthreshold	get_die_type, 143
SBTSI Register Read Byte Protocol, 55	get_energy_accum_with_timestamp, 132
read_sbtsi_config	get_hbm_dev_info, 145
SBTSI Register Read Byte Protocol, 50	get_hbm_temperature, 139
read_sbtsi_configwrite	get_hbm_throttle, 138
SBTSI Register Read Byte Protocol, 52	get_host_status, 137
read sbtsi cpuinttemp	get link info, 134
SBTSI Register Read Byte Protocol, 49	get_max_mem_bw_util, 137
read_sbtsi_cputempdecimal	get_max_min_gfx_freq, 135
SBTSI Register Read Byte Protocol, 53	get_max_operating_temp, 144
read_sbtsi_cputempoffdec	get_mclk_fclk_pstates, 130
SBTSI Register Read Byte Protocol, 54	get_mem_hotspot_info, 136
	get_pciestats, 145
read_sbtsi_cputempoffint	get_psn, 134
SBTSI Register Read Byte Protocol, 53	get_slow_down_temp, 144
read_sbtsi_cputempoffset	get sockets in system, 141
SBTSI Register Read Byte Protocol, 62	get_statistics, 142
read_sbtsi_hitempdecimal	get_statistics, 142 get_svi_rail_telemetry, 135
SBTSI Register Read Byte Protocol, 54	get_xcc_idle_residency, 132
read_sbtsi_hitempint	get_xgmi_pstates, 132
SBTSI Register Read Byte Protocol, 51	set_gfx_core_clock, 129
read_sbtsi_lotempdecimal	set_hbm_throttle, 138
SBTSI Register Read Byte Protocol, 55	set_mclk_fclk_max_pstate, 130
read_sbtsi_lotempint	set_xgmi_pstate, 131
SBTSI Register Read Byte Protocol, 52	unset_xgmi_pstate, 131
read_sbtsi_manufid	run_time_err_d_in, 81
SBTSI Register Read Byte Protocol, 56	run_time_threshold, 81
read_sbtsi_revision	err_type, 82
SBTSI Register Read Byte Protocol, 57	en_type, oz
read_sbtsi_status	SB-RMI CPUID Register Access, 38
SBTSI Register Read Byte Protocol, 50	esmi_oob_cpuid, 38
read_sbtsi_timeoutconfig	esmi_oob_cpuid_eax, 39
SBTSI Register Read Byte Protocol, 55	esmi_oob_cpuid_ebx, 39
read_sbtsi_updaterate	esmi_oob_cpuid_ecx, 40
SBTSI Register Read Byte Protocol, 50	esmi_oob_cpuid_edx, 40
read_socket_c0_residency	read_max_threads_per_l3, 41
Dram and other features Query, 32	SB-RMI Mailbox Service, 15
read_socket_freq_range	SB-RMI Register Read Byte Protocol, 42
esmi_mailbox.h, 103	clear_sbrmi_ras_status, 44
read_socket_power	esmi_get_threads_per_socket, 45
Power Monitor, 16	read_sbrmi_alert_mask, 44
read_socket_power_limit	read_sbrmi_alert_status, 43
Power Monitor, 16	thread_en_reg_v10, 45
read_tdp	SB_RMI Read Processor Register Access, 37
Current, Min, Max TDP, 24	esmi_oob_read_msr, 37
read_ucode_revision	SBTSI Register Read Byte Protocol, 47
esmi_mailbox.h, 112	read_sbtsi_alertconfig, 56
read_vddio_mem_power	read_sbtsi_alertthreshold, 55
Dram and other features Query, 29	read_sbtsi_config, 50
reset_on_sync_flood	read_sbtsi_configwrite, 52
esmi_mailbox.h, 113	read_sbtsi_cpuinttemp, 49
rmi_mailbox_mi300.h, 126	read_sbtsi_cputempdecimal, 53
clear_statistics, 142	read_sbtsi_cputempoffdec, 54
get_act_gfx_freq_cap, 135	read_sbtsi_cputempoffint, 53
get_alarms, 133	read_sbtsi_cputempoffset, 62

read_sbtsi_hitempdecimal, 54	rmi_mailbox_mi300.h, 130
read_sbtsi_hitempint, 51	set_ras_action_data_in, 82
read_sbtsi_lotempdecimal, 55	set_xgmi_pstate
read_sbtsi_lotempint, 52	rmi_mailbox_mi300.h, 131
read_sbtsi_manufid, 56	statistics, 83
read_sbtsi_revision, 57	status_query_payload, 83
read_sbtsi_status, 50	svi_port_domain, 84
read_sbtsi_timeoutconfig, 55	
read_sbtsi_updaterate, 50	temp_refresh_rate, 84
sbtsi_get_config, 58	thread_en_reg_v10
sbtsi_get_cputemp, 57	SB-RMI Register Read Byte Protocol, 45
sbtsi_get_hitemp_threshold, 61	
sbtsi_get_lotemp_threshold, 62	unset_xgmi_pstate
sbtsi_get_temp_status, 58	rmi_mailbox_mi300.h, 131
sbtsi_get_timeout, 59	using CPUID Register Access, 34
sbtsi_set_alert_config, 63	esmi_get_logical_cores_per_socket, 35
sbtsi_set_alert_threshold, 63	esmi_get_processor_info, 34
sbtsi_set_configwr, 59	esmi_get_threads_per_core, 35
sbtsi set hitemp threshold, 60	esmi_get_vendor_id, 34
sbtsi_set_lotemp_threshold, 61	
sbtsi set timeout config, 60	write_apb_disable
write_sbtsi_cputempoffset, 63	esmi_mailbox.h, 106
write_sbtsi_updaterate, 51	write_apb_enable
sbtsi_get_config	esmi_mailbox.h, 106
SBTSI Register Read Byte Protocol, 58	write_bmc_report_dimm_power
- · · · · · · · · · · · · · · · · · · ·	esmi_mailbox.h, 97
sbtsi_get_cputemp	write_bmc_report_dimm_thermal_sensor
SBTSI Register Read Byte Protocol, 57	esmi_mailbox.h, 98
sbtsi_get_hitemp_threshold	write_df_pstate_range
SBTSI Register Read Byte Protocol, 61	esmi_mailbox.h, 111
sbtsi_get_lotemp_threshold	write_dram_throttle
SBTSI Register Read Byte Protocol, 62	Dram and other features Query, 29
sbtsi_get_temp_status	write_esb_boost_limit
SBTSI Register Read Byte Protocol, 58	Out-of-band Performance (Boost limit) Control, 22
sbtsi_get_timeout	write_esb_boost_limit_allcores
SBTSI Register Read Byte Protocol, 59	Out-of-band Performance (Boost limit) Control, 22
sbtsi_set_alert_config	write_gmi3_link_width_range
SBTSI Register Read Byte Protocol, 63	esmi_mailbox.h, 105
sbtsi_set_alert_threshold	write_lclk_dpm_level_range
SBTSI Register Read Byte Protocol, 63	esmi_mailbox.h, 107
sbtsi_set_configwr	write_pwr_efficiency_mode
SBTSI Register Read Byte Protocol, 59	esmi_mailbox.h, 110
sbtsi_set_hitemp_threshold	write_sbtsi_cputempoffset
SBTSI Register Read Byte Protocol, 60	SBTSI Register Read Byte Protocol, 63
sbtsi_set_lotemp_threshold	write_sbtsi_updaterate
SBTSI Register Read Byte Protocol, 61	SBTSI Register Read Byte Protocol, 51
sbtsi_set_timeout_config	write_socket_power_limit
SBTSI Register Read Byte Protocol, 60	Power Control, 19
set_bmc_ras_action_status	write_xgmi_link_width_range
esmi_mailbox_nda.h, 120	esmi_mailbox.h, 105
set_bmc_ras_err_threshold	considerate a scient OF
esmi_mailbox.h, 115	xgmi_speed_rate_n_width, 85
set_bmc_ras_oob_config	
esmi_mailbox.h, 116	
set_gfx_core_clock	
rmi_mailbox_mi300.h, 129	
set_hbm_throttle	
rmi_mailbox_mi300.h, 138	
set_mclk_fclk_max_pstate	