

Verification V1–V6 under readings R0–R7

	V1	V2	V3	V4	V5	V6
R0	pass	pass	pass	pass	pass	pass
R1	pass	FAIL	FAIL	FAIL	FAIL	FAIL
R2	pass	pass	FAIL	FAIL	pass	FAIL
R3	pass	pass	pass	pass	pass	pass
R4	pass	pass	pass	pass	pass	pass
R5	FAIL	pass	pass	FAIL	FAIL	pass
R6	pass	pass	pass	pass	pass	pass
R7	pass	pass	pass	pass	pass	pass