

COVER


Schematics Index:

- 01 COVER
- 02 BLOCK
- 03 GPIO ASSIGNMENT
- 04 POWER TREE
- 05 CPU1
- 06 CPU2
- 07 DDR3 8bit x 4pcs
- 08 DDR3 16bit x 2pcs
- 09 BESIDE CPU
- 10 POWER
- 11 NAND+eMMC+Nor
- 12 USB
- 13 SATA-CSI
- 14 KEY-IR-JTAG-UART-SD
- 15 HDMI-TVOUT
- 16 WIFI_BT
- 17 AUDIO
- 18 MCU-LED
- 19 EMAC
- 20 GMAC
- 21 BASEBAND
- 22 TVIN

REVISION HISTORY

Rev	Description	Date	Drawn	Checked	Approved
A20_HOMLET_STD_V1_00		2013-03-18	YT		
A20_HOMLET_STD_V1_01		2013-05-28	YT		
A20_HOMLET_STD_V1_20		2013-07-10	YT		
A20_HOMLET_STD_V1_30		2014-05-27			


BLOCK




GPIO ASSIGNMENT

Pin Group	Pin Name	Define	Function	Pin Group	Pin Name	Define	Function	Pin Group	Pin Name	Define	Function	Pin Group	Pin Name	Define	Function	Pin Group	Pin Name	Define	Function	
PA(18)	PA0	ERXD3	EMAC/GMAC	PC(25)	PC0	NWE# /Nor	NAND	PD(28)	PD18	LCD0_D18		PH(28)	PH0	GPIO		PI(22)	PI15	BT-HOST-WAKE	BT	
	PA1	ERXD2			PC1	NALE /Nor			PD19	LCD0_D19	HDMI-RX-DET		PH1	GPIO			PI16	UART2_RTS	BT UART	
	PA2	ERXD1			PC2	NCLE /Nor			PD20	LCD0_D20	HDMI-RXINT		PH2	GPIO			PI17	UART2_CTS		
	PA3	ERXD0			PC3	NCE1			PD21	LCD0_D21	HDMI-RST#		PH3	GPIO			PI18	UART2_TX		
	PA4	ETXD3			PC4	NCE0			PD22	LCD0_D22	HDMI-PWR-EN		PH4	GPIO			PI19	UART2_RX		
	PA5	ETXD2			PC5	NRE#			PD23	LCD0_D23	HUB-PWR-EN		PH5	GPIO			PI20	GPIO_OUT	BT-WAKE	
	PA6	ETXD1			PC6	NRB0			PD24	LCD0_CLK			PH6	GPIO			PI21			
	PA7	ETXD0			PC7	NRB1			PD25	LCD0_DE			PH7	GPIO						
	PA8	ERXCK			PC8	NDQ0		PE(12)	PD26	LCD0_HSYNC			PH8	GPIO						
	PA9	ERXERR			PC9	NDQ1			PD27	LCD0_VSYNC			PH9	GPIO						
	PA10	ERXDV			PC10	NDQ2			PE(12)	PE0	CSI0_PCLK		CSI0	PH10						GPIO
	PA11	EMDC			PC11	NDQ3				PE1	CSI0_MCLK			PH11						GPIO
	PA12	EMDIO			PC12	NDQ4				PE2	CSI0_HSYNC			PH12						GPIO
	PA13	ETXEN			PC13	NDQ5				PE3	CSI0_VSYNC			PH13						GPIO
	PA14	ETXCK			PC14	NDQ6				PE4	CSI0_D0			PH14						GPIO
	PA15	ECRS			PC15	NDQ7				PE5	CSI0_D1			PH15						GPIO
	PA16	ECOL			PC16	NWP	PE6			CSI0_D2	PH16			GPIO						
PA17	ETXERR	PC17	NCE2		PE7	CSI0_D3	PH17			GPIO										
PB(24)	PB0	TWI0_SCK	PMU		PC18	NCE3		PF(6)		PF0	SDC0_D1	SDC0		PH18						GPIO
	PB1	TWI0_SDA			PC19	SPI2_CS				PF1	SDC0_D0			PH19						GPIO
	PB2	PWM0	PC20		SPI2_SCLK		PF2		SDC0_CLK	PH20	GPIO									
	PB3	GPIO_OUT	MUTE		PC21	SPI2_MOSI			PF3	SDC0_CMD	PH21		GPIO							
	PB4	IR0_RX	IR-A20		PC22	GPIO_OUT			PF4	SDC0_D3	PH22		GPIO							
	PB5	GPIO_OUT	BT-REST		PC23		Nor		PF5	SDC0_D2	PH23		GPIO							
	PB6	I2S_BCLK	BT-PCM-CLK		PC24	NDOS	NDOS	PG(12)	PG0	CSI1_PCLK	TS1	PI(22)	PI0	BB-WAKE-HOST						BB
	PB7	I2S_LRCK	BT-PCM-SYNC		PD0	WIFI-SHDN	WIFI		PG1	CSI1_MCLK			PI1	BB-PWRON						
	PB8	I2S_DO0	BT-PCM-OUT		PD1				PG2	CSI1_HSYNC			PI2	BB-RST-N						
	PB9	GPIO			PD2	USB0-DRV	USB		PG3	CSI1_VSYNC			PI3	BB-VBAT-EN						WIFI SDIO
	PB10	GPIO			PD3	USB0-IDDET			PG4	CSI1_D0			PI4	SDC3_CMD						
	PB11	GPIO			PD4	SD0-DET#	Card DET		PG5	CSI1_D1			PI5	SDC3_CLK						
	PB12	GPIO			PD5	RECOVERY	RECOVERY Key		PG6	CSI1_D2			PI6	SDC3_D0						
	PB13	GPIO			PD6	VGA-DET	VGA DET		PG7	CSI1_D3			PI7	SDC3_D1						
	PB14	JTAG_MS0	JTAG	PD7	YPBPR-DET	YPbPr	PG8		CSI1_D4	PI8			SDC3_D2							
	PB15	JTAG_CK0		PD8	AV-5V-EN	AV-5V-EN	PG9		CSI1_D5	PI9			SDC3_D3							
	PB16	JTAG_DO0		PD9	AP-WORK-DET#	MCU	PG10		CSI1_D6	PI10			SPI0_CS0							
	PB17	JTAG_DI0	TWI1	PD10	AP-OFF-INT#		PG11		CSI1_D7	PI11			GPIO							
	PB18	TWI1_SCK		PD11	CSI0-STBY-EN	CSI				PI12		SPI0_MOSI	CLK-32K							
	PB19	TWI1_SDA		PD12	CSI0-PWR-EN					PI13		HCEC	HDMI_OUT							
	PB20	TWI2_SCK		PD13	CSI0-RESET#					PI14		WIFI-HOST-WAKE	WIFI							
	PB21	TWI2_SDA		PD14	HDD-PWR-EN	HDD-PWR-EN														
	PB22	UART0_TX	UART(DEBUG)	PD15	EMAC-PWR-EN	EMAC-PWR-EN														
	PB23	UART0_RX		PD16	STATUS-LED	LED														
				PD17	PWR-LED															


POWER TREE



CPU1




CPU2









DDR3-8BITX4

Please copy DRAM PCB template and follow PCB layout guide. The circuit is only for single-side PCB layout.




DDR3-16BITX2




BESIDE CPU

DRAM




The device cannot be modified or deleted, otherwise cause system instability!


PLL




Crystal




CORE




AUDIO&SYS




PIO-INTERFACE




USB




TVIN




CPU&TV



HDMI




TWI-PULLUP




DC-IN-5V

Option





DC-IN-12V




PMU-AXP152

LAYOUT注意: 要求电源层做电源切割。
优先级: CPUVDD>DRAM-VCC>INTVDD>VCC-3V




按电源线规范走线, 保证线宽。



USB HUB




NAND




Please check datasheet when pasting NSR2 or NSR3


NAND-VCC =3.0V




Note layout :Put the eMMC in TSOP48, producing two choose one..



option:




Nor Flash建议使用8MByte




Sheet 11 of 22

USB


USB HUB



USB HOST1




USB HOST2




If the use of hard disk, the need to pay attention to the power load capacity.

USB HOST






USB Debug Option





DP\DM line cannot bifurcation.
Resistance must be close to the common mode choke, a common mode choke coil and resistance in the same DP\DM network.

SATA-CSI

SATA




CSI




HDMI-TVOUT


HDMI Differential pairs Z0= 100 ohm +/-5 ohm




AV-5V





TVOUT



YPbPr and VGA need to share the main control TVDAC. It is best to choose one of two using (VGA and YPbPr cannot be simultaneously output), if the two circuit is selected at the same time, need to add an buffer circuit, to prevent VGA and YPbPr inserted at the same time leads to poor quality images.



CVBS Filter



In order to realize the plug wire detection.GND1,GND2 and GND3 are separated. When not inserted YPbPr line, the GND1 is a high level . When inserted into the YPbPr line, GND1 through the YPbPr line wire connected to the system of GND, YPBPR-DE is pulled low, so as to judge the plug wire. Detection of VGA-DET also is such.



WIFI_BT

6 BT-PCM-OUT	BT-PCM-OUT
6 BT-PCM-IN	BT-PCM-IN
6 BT-PCM-SYNC	BT-PCM-SYNC
6 BT-PCM-CLK	BT-PCM-CLK
6 AP-BT-CTS	BT-UART-RTS
6 AP-BT-RTS	BT-UART-CTS
6 AP-BT-TXD	BT-UART-RXD
6 AP-BT-RXD	BT-UART-TXD
6 SD3-D0	SDIO-D0
6 SD3-D1	SDIO-D1
6 SD3-D2	SDIO-D2
6 SD3-D3	SDIO-D3
6 SD3-CMD	SDIO-CMD
6 SD3-CLK	SDIO-CLK
6 BT-REST	BT-REST
6 BT-WAKE	BT-WAKE
6 BT-HOST-WAKE	BT-HOST-WAKE
6 WIFI-SHDN	WIFI-SHDN
6 WIFI-HOST-WAKE	WIFI-HOST-WAKE
6 CLK-32K	CLK-32K

RF trace
50 Ohm



- 1.AP6181:BCM40181/2.4GHz WiFi only
 - 2.AP6210:BCM40181 +20710/Combo(WLAN+BT4.0)
- Support AP6181/AP6210




- 1、 If using AP6210,block A、 B should be connected. Ra、 Rb should be NC.
- 2、 If using AP6181 block B should be connected, block A should be removed.

USB-WIFI

12 HOST-DM3
12 HOST-DP3

If there is no BASEBAND,
USB interface using USB0.




The capacitor Ca is placed at a distance of less than 5mm module edge, or the capacitor Ca = 0R.




AUDIO

Analog Output



SPDIF




Microphone




MCU-LED

MCU


OPTION:
If we do not consider the power consumption, the MCU part can be removed!



MCU programming:
Startup, shutdown, standby flow chart:







LED



10/100 MII Ethernet PHY

EMAC-MII/GMAC-MII



Ethernet Interface

IP101GR:

- 1 the resistance $R_e=5k\Omega$;
2 the resistance $R_a=NC$;
3 the resistance $R_f=1K\Omega$;
4 the resistance $R_c=NC$;
5 the resistance $R_g=NC$;
6 the resistance $R_d=1k\Omega$;
7 the resistance $R_h=NC$;
8 the resistance $R_i=5k\Omega$;
9 the resistance $R_j=470k\Omega$;
10 the resistance $C_a=NC$;





IP101A:

- 1 the resistance $R_a = \infty$;
2 the resistance $R_b = 6 \text{ k}\Omega$.
3 the resistance $R_e = 2 \text{ k}\Omega$;
4 the resistance $R_f = \infty$;
5 the resistance $R_c = 5 \text{ k}\Omega$;
6 the resistance $R_g = \infty$;
7 the resistance $R_d = 5 \text{ k}\Omega$;
8 the resistance $R_h = \infty$;
9 the resistance $R_i = \infty$;
10 the resistance $R_j = 5 \text{ k}\Omega$;
11 the resistance $C_a = 10 \mu\text{F}$;

RTL8201CP:

- 1 the resistance $R_a=5k\Omega$;
2 the resistance $R_b=2K-1\%$.
3 the resistance $R_e=2k\Omega$;
4 the resistance $R_f=NC$;
5 the resistance $R_c=5k\Omega$;
6 the resistance $R_g=NC$;
7 the resistance $R_d=5k\Omega$;
8 the resistance $R_h=NC$;
9 the resistance $R_i=NC$;
10 the resistance $R_j=5k\Omega$;
11 the resistance $C_a=10\mu F$;

Use the GMAC-MII or EMAC-MII interface,
Please use the fast Ethernet PHY.




AllWinner Technology Co.,Ltd

Design Name **A31s HOMLET STD**




Size A3	Page Name EMAC
------------	--------------------------

Date: Wednesday, June 04, 2014 Sheet 19 of 22


10/100/1000 RGMII Ethernet PHY




If you use the GMAC-RGMII interface,
Please use the Gigabit Ethernet PHY.




Note 2: The Trace length from CA(22uF),CB(0.1uF) to Pin 44,45(VDDREG) must be within 0.5 cm. The trace width from AVDD33 to Pin 44,45 should >40mils.






Note 1: The Trace length between La and PHY's Pin48 must be within 0.5 cm. CJ(22uF) and CK(0.1uF) to La must be within 0.5cm.




PHYAD0=1: LED0 Low Active
PHYAD1=0: LED1 High Active
RXDLY=1: LED2 Low Active
CD, CE, CF reserve for EMI.








Differential pairs
Z0= 100 ohm






**Place filter network close to CLK125.
Reserved for EMI**




**Place filter network close to RX_CLK.
Reserved for EMI**



BASEBAND



For the BBpower supply.



After AP Power-Down, VBAT-EXT still on, IOs of BB should be still kept on the right level!! Take Care of polarity of the Control Signals....




RF Microstrip Z0= 50 ohm

Differential pairs Z0= 90 ohm +/-5 ohm

TVIN

6
6
6
6

TVIN0
TVIN1
TVIN2
TVIN3



No TVIN, resistors Ra =0R,
There is a TVIN, this circuit is deleted .

