

CSE 206 (Digital Logic Design Sessional)

Exp No. 07

Name of The Exp:

Flip-flops and Registers.

Roll. 1905004

Section. A1

Dept: CSE

Date of Performance:
27.01.2022

Date of Submission:
28.01.2022

1905004

Problem 1:

Problem Specification:

Design and implement a master-slave JK flip-flop using only NAND gates.

Excitation Table:

CLK	J	K	Q_n	Q_{n+1}	Mode
0	X	X	X	Q_n	Hold
1	0	0	0	0	No change
1	0	0	1	1	
1	0	1	0	0	Reset
1	0	1	1	0	
1	1	0	0	1	Set
1	1	0	1	1	
1	1	1	0	1	Toggle
1	1	1	1	0	




Fig: Circuit Diagram of
Master-Slave JK Flip Flop

1905009

Problem 2:

Problem specification:

We have to design and implement a 4-bit Universal shift register.

Excitation Table:

Input						Output				
<u>Clear</u>	<u>Preset</u>	<u>clk</u>	<u>S</u>	<u>S₀</u>	<u>Internal Signals</u>	<u>A₃</u>	<u>A₂</u>	<u>A₁</u>	<u>A₀</u>	<u>Mode</u>
0	X	X	X	X	X	0	0	0	0	Asynchronous clear
1	1	X	X	X	X	1	1	1	1	Preset
1	0	X	0	0	X	A ₃	A ₂	A ₁	A ₀	Data hold
1	0	↑	0	1	A _{i+1}	MSB I ₀	A ₃	A ₂	A ₁	Shift right
1	0	↑	1	0	A _{i-1}	A ₂	A ₁	A ₀	LSB _n	Shift left
1	0	↑	1	1	i	I ₃	I ₂	I ₁	I ₀	Parallel load




Fig: Circuit Diagram of
4-bit Universal shift Register