

RISC-V: Berkeley Hardware for Your Berkeley Software (Distribution)

Arun Thomas

@arunthomas

arun.thomas@acm.org

BSDTW 2017



RISC-V: An **Open Instruction Set**
(Along with Berkeley and non-Berkeley Hardware Implementations)
for Your Berkeley Software (Distribution)

Arun Thomas
@arunthomas
arun.thomas@acm.org
BSDTW 2017



Talk Overview

- Goal: Give you a tour of the RISC-V ISA and ecosystem
 - RISC-V 101
 - Hardware Landscape
 - Software Landscape



RISC-V

101

The RISC-V logo features a stylized 'R' composed of blue and yellow triangles, followed by the word 'RISC-V' in a bold, blue, sans-serif font. Below this, the number '101' is displayed in a large, bold, black font.

RISC-V is an open
instruction set
specification.

RISC-V is a **standard**
maintained by the RISC-V
Foundation.

You can build open source or
proprietary implementations.
Your choice.

No licensing fees,
No contract negotiations,
No lawyers.



RISC-V Goal: Become the
industry-standard ISA for
all computing devices

Our Goal: Make BSD the
standard OS for RISC-V




BSD Daemon, Courtesy of Marshall Kirk McKusick

RISC-V

- Targeting the full range of computing devices
 - Microcontrollers to supercomputers
- Designed for
 - Research
 - Education
 - Commercial use

RISC-V: The Responsible Parties



Krste Asanović, David Patterson,
Andrew Waterman, and Yunsup Lee



Origin of RISC-V

- Krste et al. began searching for a common research ISA
 - x86 and ARM: too complex, IP issues
 - Embarked on a “3-month project” to develop their own clean-slate ISA (Summer 2010)
- Released frozen User specification in May 2014
- RISC-V Foundation formed in August 2015

RISC-V Foundation Mission Statement

The RISC-V Foundation is a non-profit consortium chartered to **standardize, protect, and promote the free and open RISC-V instruction set architecture** together with its hardware and software ecosystem for use in all computing devices.



Foundation: 100+ Members



RISC Background

- Reduced Instruction Set Computer (RISC)
 - Smaller, less complex instruction sets
 - Load/store architecture
 - Easy to implement and efficient
- Berkeley RISC-I/II (Patterson) heavily influenced SPARC
- Stanford RISC (Hennessy) became MIPS
- ARM is the "Advanced RISC Machine"

RISC-V ISA

- **Fifth** RISC ISA from Berkeley, so **RISC-V**
- **Modular** ISA: Simple base instruction set plus extensions
 - 32-bit, 64-bit, and 128-bit ISAs
 - <50 hardware instructions in the base ISA
- Designed for extension/customization

RISC-V ISA Overview

- Base integer ISAs
 - RV32I, RV64I, RV128I
- Commonly used standard extensions
 - **M**: Integer multiply/divide
 - **A**: Atomic memory operations
 - **F**: Single-precision floating point
 - **D**: Double-precision floating point
 - **G**: IMAFD, "General purpose" ISA

Base Integer Instructions: RV32I, RV64I, and RV128I						RV Privileged Instructions									
Category	Name	Fmt	RV32I Base		+RV{64,128}	Category	Name	RV mnemonic							
Loads	Load Byte	I	LB	rd,rs1,imm					CSR Access	Atomic R/W	CSRRW rd,csr,rs1				
	Load Halfword	I	LH	rd,rs1,imm	Atomic Read & Set Bit										
	Load Word	I	LW	rd,rs1,imm	L{D Q}	rd,rs1,imm	CSR Read & Clear Bit								
	Load Byte Unsigned	I	LBU	rd,rs1,imm	L{W D}U			Atomic R/W Imm							
	Load Half Unsigned	I	LHU	rd,rs1,imm				Atomic Read & Set Bit Imm							
Stores	Store Byte	S	SB	rs1,rs2,imm					Atomic Read & Clear Bit Imm	CSRSRI rd,csr,imm					
	Store Halfword	S	SH	rs1,rs2,imm	CSRRCI rd,csr,imm										
	Store Word	S	SW	rs1,rs2,imm	S{D Q}	rs1,rs2,imm	Environment Breakpoint								
Shifts	Shift Left	R	SLL	rd,rs1,rs2	SLL{W D}				Change Level	Env. Call	ECALL				
	Shift Left Immediate	I	SLLI	rd,rs1,shamt	SLLI{W D}		Environment Return								
	Shift Right	R	SRL	rd,rs1,rs2	SRL{W D}	rd,rs1,rs2	ERET								
	Shift Right Immediate	I	SRLI	rd,rs1,shamt	SRLI{W D}	rd,rs1,shamt	Trap Redirect to Supervisor								
	Shift Right Arithmetic	R	SRA	rd,rs1,rs2	SRA{W D}	rd,rs1,rs2	MRTS								
	Shift Right Arith Imm	I	SRAI	rd,rs1,shamt	SRAI{W D}	rd,rs1,shamt	Redirect Trap to Hypervisor								
Arithmetic	ADD	R	ADD	rd,rs1,rs2	ADD{W D}				Hypervisor Trap to Supervisor	MRTH					
	ADD Immediate	I	ADDI	rd,rs1,imm	ADDI{W D}		HRTS								
	SUBtract	R	SUB	rd,rs1,rs2	SUB{W D}	rd,rs1,rs2	Interrupt Wait for Interrupt								
	Load Upper Imm	U	LUI	rd,imm	WFI				MMU	Supervisor FENCE	SFENCE.VM rs1				
	Add Upper Imm to PC	U	AUIPC	rd,imm											
Logical	XOR	R	XOR	rd,rs1,rs2	Optional Compressed (16-bit) Instruction Extension: RVC				Optional Compressed (16-bit) Instruction Extension: RVC						
	XOR Immediate	I	XORI	rd,rs1,imm	Category		Category								
	OR	R	OR	rd,rs1,rs2	Category	Name	Fmt	Category							
	OR Immediate	I	ORI	rd,rs1,imm	Name	RVC	RVC								
	AND	R	AND	rd,rs1,rs2	RVC	RVI equivalent									
	AND Immediate	I	ANDI	rd,rs1,imm											
Compare	Set <	R	SLT	rd,rs1,rs2	Loads						Optional Compressed (16-bit) Instruction Extension: RVC				
	Set < Immediate	I	SLTI	rd,rs1,imm	Category		Category								
	Set < Unsigned	R	SLTU	rd,rs1,rs2	Category	Name	Fmt	Category							
	Set < Imm Unsigned	I	SLTUI	rd,rs1,imm	Name	RVC	RVC								
Branches	Branch =	SB	BEQ	rs1,rs2,imm	Stores						Optional Compressed (16-bit) Instruction Extension: RVC				
	Branch ≠	SB	BNE	rs1,rs2,imm	Category		Category								
	Branch <	SB	BLT	rs1,rs2,imm	Category	Name	Fmt	Category							
	Branch ≥	SB	BGE	rs1,rs2,imm	Name	RVC	RVC								
	Branch < Unsigned	SB	BLTU	rs1,rs2,imm	Arithmetic						Optional Compressed (16-bit) Instruction Extension: RVC				
	Branch ≥ Unsigned	SB	BGEU	rs1,rs2,imm	Category		Category								
Jump & Link	J&L	UJ	JAL	rd,imm	ADD	CR	C.ADD	rd,rs1			Optional Compressed (16-bit) Instruction Extension: RVC				
	Jump & Link Register	UJ	JALR	rd,rs1,imm		CR	C.ADDW	rd,rs1			Optional Compressed (16-bit) Instruction Extension: RVC				
Synch	Synch thread	I	FENCE	Branches				Optional Compressed (16-bit) Instruction Extension: RVC							
	Synch Instr & Data	I	FENCE.I	Branch=0											
System	System CALL	I	SCALL	Jump				Optional Compressed (16-bit) Instruction Extension: RVC							
	System BREAK	I	SBREAK	Branch=0#											
Counters	ReaD CYCLE	I	RDCYCLE	rd	Shifts				Optional Compressed (16-bit) Instruction Extension: RVC						
	ReaD CYCLE upper Half	I	RDCYCLEH	rd	Category		Shift Left Imm								
	ReaD TIME	I	RDTIME	rd	Category		Branch=0								
	ReaD TIME upper Half	I	RDTIMEH	rd	Category		Branch=0#								
	ReaD INSTR RETired	I	RDINSTRET	rd			Branch				Optional Compressed (16-bit) Instruction Extension: RVC				
	ReaD INSTR upper Half	I	RDINSTRETH	rd	Category		Branch								

32-bit Instruction Formats

31	30	25 24	21	20	19	15 14	12 11	8	7
R	funct7		rs2		rs1	funct3		rd	
I		imm[11:0]			rs1	funct3		rd	
S	imm[11:5]		rs2		rs1	funct3		imm[4:0]	
SB	imm[12]	imm[10:5]	rs2		rs1	funct3	imm[4:1]	imm[11]	
UJ			imm[31:12]					rd	
UJ	imm[20]	imm[10:1]	imm[11]		imm[19:12]			rd	

RISC-V Integer Base (RV32I/64I/128I), privileged, and optional compressed extension (RVC). Registers x1-x31 and the pc are 32 bits wide in RV32I, 64 in RV64I, and 128 in RV128I ($x0=0$). RV64I/128I add 10 instructions for the wider formats. The RVI base of <50 classic integer RISC instructions is required. Every 16-bit RVC instruction matches an existing 32-bit RVI instruction. See risc.org.

16-bit (RVC) Instruction Formats

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CR																
CI																
CSS																
CIW																
CL																
CS																
CB																
CI																
	func4				rd/rsl						rs2			op		
	func3	imm			rd/rsl						imm			op		
	func3				imm						rs2			op		
	func3					imm						rd'		op		
	func3	imm			rs1'			imm			rd'			op		
	func3	imm			rs1'		imm			rs2'				op		
	func3	offset			rs1'					offset				op		
	func3							jump target						op		

Optional Multiply-Divide Instruction Extension: RVM					
Category	Name	Fmt	RV32M (Multiply-Divide)	+RV{64,128}	
Multiply	MULtify	R	MUL rd,rs1,rs2	MUL{W D} rd,rs1,rs2	
	MULtify upper Half	R	MULH rd,rs1,rs2		
	MULtify Half Sign/Uns	R	MULHSU rd,rs1,rs2		
	MULtify upper Half Uns	R	MULHU rd,rs1,rs2		
Divide	DIVide	R	DIV rd,rs1,rs2	DIV{W D} rd,rs1,rs2	
	DIVide Unsigned	R	DIVU rd,rs1,rs2	DIV{W D} rd,rs1,rs2	
Remainder	REMAinder	R	REM rd,rs1,rs2	REM{W D} rd,rs1,rs2	
	REMAinder Unsigned	R	REMU rd,rs1,rs2	REM{W D} rd,rs1,rs2	

Optional Atomic Instruction Extension: RVA					
Category	Name	Fmt	RV32A (Atomic)	+RV{64,128}	
Load	Load Reserved	R	LR.W rd,rs1	LR.{D Q} rd,rs1	
Store	Store Conditional	R	SC.W rd,rs1,rs2	SC.{D Q} rd,rs1,rs2	
Swap	SWAP	R	AMOSWAP.W rd,rs1,rs2	AMOSWAP.{D Q} rd,rs1,rs2	
Add	ADD	R	AMOADD.W rd,rs1,rs2	AMOADD.{D Q} rd,rs1,rs2	
Logical	XOR	R	AMOXOR.W rd,rs1,rs2	AMOXOR.{D Q} rd,rs1,rs2	
	AND	R	AMOAND.W rd,rs1,rs2	AMOAND.{D Q} rd,rs1,rs2	
	OR	R	AMOOR.W rd,rs1,rs2	AMOOR.{D Q} rd,rs1,rs2	
Min/Max	MINimum	R	AMOMIN.W rd,rs1,rs2	AMOMIN.{D Q} rd,rs1,rs2	
	MAXimum	R	AMOMAX.W rd,rs1,rs2	AMOMAX.{D Q} rd,rs1,rs2	
	MINimum Unsigned	R	AMOMINU.W rd,rs1,rs2	AMOMINU.{D Q} rd,rs1,rs2	
	MAXimum Unsigned	R	AMOMAXU.W rd,rs1,rs2	AMOMAXU.{D Q} rd,rs1,rs2	

Three Optional Floating-Point Instruction Extensions: RVF, RVD, & RVQ					
Category	Name	Fmt	RV32{F D Q} (HP/SP,DP,QP FI PT)	+RV{64,128}	
Move	Move from Integer	R	FMV.{H S}.X rd,rs1	FMV.{D Q}.X rd,rs1	
	Move to Integer	R	FMV.X.{H S} rd,rs1	FMV.X.{D Q} rd,rs1	
Convert	Convert from Int	R	FCVT.{H S D Q}.W rd,rs1	FCVT.{H S D Q}.{L T} rd,rs1	
	Convert from Int Unsigned	R	FCVT.{H S D Q}.WU rd,rs1	FCVT.{H S D Q}.{L T}U rd,rs1	
	Convert to Int	R	FCVT.W.{H S D Q} rd,rs1	FCVT.{L T}.{H S D Q} rd,rs1	
	Convert to Int Unsigned	R	FCVT.WU.{H S D Q} rd,rs1	FCVT.{L T}U.{H S D Q} rd,rs1	

RISC-V Calling Convention					
Register	ABI Name	Saver	Description		
x0	zero		---		
x1	ra	Caller	Return address		
x2	sp	Callee	Stack pointer		
x3	gp		Global pointer		
x4	tp		Thread pointer		
x5-x7	t0-t2	Caller	Temporaries		
x8	s0/fp	Callee	Saved register/frame pointer		
x9	s1	Callee	Saved register		
x10-11	a0-1	Caller	Function arguments/return values		
x12-17	a2-7	Caller	Function arguments		
x18-27	s2-11	Callee	Saved registers		
x28-31	t3-t6	Caller	Temporaries		
f0-7	ft0-7	Caller	FP temporaries		
f8-9	fs0-1	Callee	FP saved registers		
f10-11	fa0-1	Caller	FP arguments/return values		
f12-17	fa2-7	Caller	FP arguments		
f18-27	fs2-11	Callee	FP saved registers		
f28-31	ft8-11	Caller	FP temporaries		

RISC-V calling convention and five optional extensions: 10 multiply-divide instructions (RV32M); 11 optional atomic instructions (RV32A); and 25 floating-point instructions each for single-, double-, and quadruple-precision (RV32F, RV32D, RV32Q). The latter add registers f0-f31, whose width matches the widest precision, and a floating-point control and status register fcsr. Each larger address adds some instructions: 4 for RVM, 11 for RVA, and 6 each for RVF/D/Q. Using regex notation, { } means set, so L{D|Q} is both LD and LQ. See riscv.org. (8/21/15 revision)

RV64I registers

- 32 64-bit general-purpose registers (**x0-x31**)
 - **x0** is zero (**zero**) register
 - **x1** is return address (**ra**) register
 - **x2** is stack pointer (**sp**) register
 - **x8** is frame pointer (**fp**) register
- Program Counter (**pc**)

RISC-V: Data Operations

```
/* x1 = 1 */
li x1, 1
/* x2 = 2 */
li x2, 2
/* x3 = x1 + x2 */
add x3, x1, x2
```

RISC-V: Memory Operations


```
/* x0 = *x1 */
ld x0, (x1)
/* *x1 = x0 */
sd x0, (x1)
```

RISC-V: Control Flow

```
/* branch if x1 == x2 */
beq x1, x2, loop
/* call */
call func /* jal func */
/* return */
ret /* jr ra */
```

RISC-V Privilege Levels

- Level 0 - User (**U-mode**) - Applications
- Level 1 - Supervisor (**S-mode**) - BSD
- Level 2 - Reserved
- Level 3 - Machine (**M-mode**) - Firmware
 - Only **required** level



Higher Privilege

RISC-V Virtual Memory

- Page-based schemes for CPUs that support **S-mode**
 - Up to four levels of page tables
 - Hardware-managed TLBs - MMU does page table walk on TLB miss
- Common VM configuration options
 - **Sv32** - 32-bit virtual addressing for RV32
 - **Sv39** - 39-bit virtual addressing for RV64
 - **Sv48** - 48-bit virtual addressing for RV64

Control and Status Registers (CSRs)




- Used for **low-level** programming
- Different registers for kernel (**S-mode**), firmware (**M-mode**)
 - e.g., sstatus, mstatus
- Used to configure:
 - System properties
 - Memory Management Unit (MMU)
 - Interrupts

See RISC-V specs for
more details

RISC-V Specs

- User-Level ISA Specification v2.2 (May 2017)
- Privileged ISA Specification v1.10 (May 2017)
- Spec sources: <https://github.com/riscv/riscv-is-a-manual>

RISC-V Books



RISC-V Hardware Landscape

RISC-V Hardware

- RISC-V cores/SoCs for many different use cases
 - Education, research, commercial products
 - Small, low-cost microcontrollers to high-performance multicore chips
- Written in a variety of HDLs
 - VHDL, Verilog, Chisel, Bluespec SystemVerilog

Berkeley and Free Chips Project (FCP)

- Berkeley Architecture Research (UCB BAR) group created RISC-V ISA
 - UCB BAR also designed several open source cores/SoCs for research and teaching
- Some cores are now being maintained by the Free Chips Project (FCP)
 - FCP aims to be the “Apache Software Foundation for Open Hardware Projects”


Berkeley Hardware

- Free Chips Project
 - **Rocket Chip** - Parameterized RISC-V SoC generator
 - **Rocket Core** - 5 stage pipeline, single-issue
 - <https://github.com/freechipsproject>
- Berkeley Architecture Research Group
 - **BOOM** - Out-of-order core
 - **Sodor** - Educational cores (1-5 stage)
 - <https://github.com/ucb-bar>



Rocket Chip SoC Generator

- Parameterized RISC-V SoC Generator written in Chisel HDL
- Can target C++ software simulator, FPGA emulation, or ASIC tools
- Can use this as the basis for your own SoC





SiFive Hardware


- RISC-V creators formed a company (SiFive) to build custom RISC-V silicon for customers
 - Building on Rocket Core and Rocket Chip SoC Gen
- **Freedom Everywhere**: Low cost, 32-bit microcontrollers
- **Freedom Unleashed**: High performance, 64-bit multi-core SoCs
- <https://github.com/sifive>




FPGA Dev Kits



HiFive1: RISC-V Silicon



Freedom U500 Dev Board (Q1 2018)



- First BSD-compatible dev board shipping Q1 2018
- Features 4x 64-bit U54 general-purpose cores and 1x E51 minion core
- U54 cores support RV64GC with full virtual memory support and U/S/M modes

LowRISC

- Founded by Cambridge/Raspberry Pi folks
- Aiming to build a completely open-source SoC
 - See Alex Bradbury's FOSDEM 2015 talk
- Builds on Rocket Chip SoC Generator
 - Adds tagged architecture and minion cores
- <https://github.com/lowrisc>



Shakti (IIT Madras)

- RISC-V is the "standard ISA" for India
- IIT Madras received \$90M in funding to build 6 open-source cores
 - Microcontrollers to supercomputers
- Using Bluespec SystemVerilog as HDL
- See https://bitbucket.org/casl/shakti_public



More RISC-V SoCs/Cores

- PULPino (ETH Zurich) <https://github.com/pulp-platform/pulpino>
- PicoRV32 <https://github.com/cliffordwolf/picorv32>
- Commercial cores from SiFive, BlueSpec, MicroSemi, and many others
- Nvidia GPUs to include RISC-V Falcon microcontroller
 - See 6th RISC-V Workshop keynote

RISC-V Software Landscape

RISC-V Emulation/Simulation

- **Spike** - RISC-V ISA simulator (riscv-isa-sim)
- **QEMU** - Full system and user emulation
- **RISCVEMU** - Boot full RISC-V OS in your browser
- **gem5** - Full-system simulator

Spike and QEMU

- Spike is great for prototyping hardware features
 - Simple code base
 - Easy to add instructions
- QEMU is a better tool for software development
 - Faster emulation
 - Handy debugging features (e.g., GDB stub, monitor console)

RISC-V Toolchains

- **Binutils**
 - Upstream RISC-V support as of 2.28
- **GCC**
 - Upstream RISC-V support as of 7.1
- **clang/LLVM**
 - LLVM port is rapidly progressing

RISC-V OS and Firmware (Ports in Progress)

- **Firmware**: coreboot and UEFI
- **BSD**: FreeBSD, NetBSD
- **Linux**: Fedora, Debian, Gentoo, Yocto/Poky
- **Other OS**: seL4, Genode, HelenOS, Zephyr, FreeRTOS, RTEMS, MyNewt
- FreeBSD, Zephyr, and RTEMS have **upstream** RISC-V support

FreeBSD/RISC-V Port

- Courtesy of Ruslan Bukin
- Upstream as of FreeBSD 11.0
- Targets RV64G and Sv39
- Using GCC as toolchain for now
- Check out Ruslan's FreeBSD/RISC-V talk tomorrow for more details!

FreeBSD/RISC-V Resources

- Wiki Page: wiki.freebsd.org/riscv
- IRC: #freebsd-riscv on EFnet
- Mailing List: freebsd-riscv@freebsd.org
- Ruslan's RISC-V Workshop talk ([slides](#), [video](#))

RISC-V Resources

- GitHub: <https://github.com/riscv>
- Mailing Lists: <http://riscv.org/mailing-lists>
- RISC-V Workshop Proceedings: <http://riscv.org/category/workshops/proceedings>
- Stack Overflow: <http://stackoverflow.com/questions/tagged/riscv>
- “[The Case for Open Instruction Sets](#)”, *Microprocessor Report*
- “[RISC-V Offers Simple, Modular ISA](#)”, *Microprocessor Report*
- “[An Agile Approach to Building RISC-V Microprocessors](#)”, *IEEE Micro*

Summary

- RISC-V is an open instruction set specification
- Several options for open-source RISC-V SoCs
- RISC-V software stack is steadily coming together
- Runs FreeBSD now. **You should try it.**
 - **Or port your favorite BSD**

Questions?

- **Takeaway: You should hack BSD on RISC-V!**
- Contact info:
 - arun.thomas@acm.org @arunthomas

