Name: Muhammad Nauman Sheikh

Roll No: BSEF19M504

Computer Organization & Assembly Language

Assignment # 3

Instructor: Prof Muhammad Arif Butt

O. No 1 Compare characteristics

	Intel 4004	Intel 8080	Intd 8086	Intd 80288	Intel 8038
Data busy	4 hits	8 bils	16 bils	16 bils	32 bily
Address bus	12 bite	16 bits	20 bits	24 bils	32 bils
Size of lacke (if any)			E SE	1	
clock rate	400-800 KH;	2MHz	5-10 MHz	20 MHz	16-33 MHz

Q. No 2 Define the following and member microprocessors

- Interrupts are signals which tall the CPU to stop the current task and begin the new tasks.
 Introduced with: Intel 8008 (1972)
- Protected Memory is the concept of preventing
 Processes from accessing memory improperly or accessing unallocated memory

Introduced with: Intel 80286 (1982)

- DMA Controller is a piece of hardware which allows data transmission between I/O devices and allows data transmission between memory access main memory through direct memory access Introduced with: Intel 80286 (1982)
- Memory Paging and Virtual Memory
 Memory Paging allows computers to access data from
 secondary storage. Virtual anemory is the amount
 of memory a computer can access which is more
 than the amount of physical memory already installed.
 Introduced with: Intel 80386 (1985)

0

· Super-Scalar Arthitecture

The superscalar arthitecture allows parallel computing for a processor using multiple instruction pipelines to execute several instructions during a clock cycle Introduced with: Intel 80486 (1989)

· Streaming SIMD Entention

SSE is the Single Instruction multiple data instruction set extension to the X86 architecture

Introduced with: Intel-P6 (1997)

. Out of order execution allows a processor to make use of instruction cycles which would

Introduced with: Intel-P6 (1997)

· Register Renaming

have been wasted

It is a form of populing pipelining that abstracts virtual negisters form physical negisters


Introduced with: Intel P6 (1997)

· Branch Prediction

Branch Prediction is a piece of hardware which predicts the direction of the brach before real time execution

Introduced with: Intel P6 (1997)





Q-No.4

6 Core i3
4 Slow speed w/o turbo boost
15 normally having 2 cores
15 4 threads

Lo HT enabled

Lo Has turbo boost
Lo Has turbo boost
Lo Harmally having reases
Lo HT disabled

· Core i.7

Ly More cache and clock speed

Ly Normally howing 8 cores

Ly 16 threads


Ly HT enabled



0. No 5

IC = $50 M = 50 \times 10^4 + 5 \times 10^7$ CPI = $(0.4 \times 3) + (0.35 \times 5) + (0.25 \times 2) = 1.2 + 1.75 + 0.5$ CT = $\frac{1}{3.6 \times 10^4} = 0.278 \times 10^{-9}$ Execution time = $10 \times 0.01 \times 0.01$

Enecution time = IC < CPI × C7 = 5 × 10⁷ + 3 +5 < 0.278 × 10⁻² = 4.7955 × 10⁻² = 0.047955 seconds



CPU Designers prefer multicycle CPU is because the reduces the clock gile time and it allows reuse of different components/units

Q No 7 MIPS R3000

MIPS R3000 implements pipline in five phases,

- . Intraction Fetch: Fetch instruction from memory
- . Instruction Decode: Decode instruction and fetch operand from negister.
- · Execution Stage(EX): Execute the instruction or calculate operand address
- . Memory Access Stage (MEM): Access an operand from data memory
- . Write Back Stage (WB): Write the result into a register

Q. No. 8 Uneven Pipeline

Pipeline in which all phases of the pipeline are runeven and take different time to perform tasks, such pipelines are called uneven pipeline.

Disadvantages of unquen pipelines are

- · Inregular flow of data.
- · Wasted clock cycles

Q No 9 Intermediate negisters

In an n-stage pipeline intermediate registers store the output of the previous stage. This allows the next stage to perform its task easily by taking input from the intermediate register.

Q No 10 Classes of pipeline hazards

There are three classes of pipeline hazards.

- · Structural Hazard
- . Data Hazard
- · Control Hazard

. Structural Hazard occurs when multiple instructions try to access same resource

MRA R1, R2, R3 LOAD R1.5

. Data Hazard occurs when instruction depends on result of a previous instruction which is still in the pipeline

ADD R1. R2, R3 SUB R4, R5, R1

· Control Hazard occurs when the value of program counter is changed

CMP R1.R2 JE & loop/1048

Q No 11 Out of order execution

Control bazard occurs in case of out of order execution as the program counter changes its address for ment instruction Following are some solutions

. Flush the pipeline


· Dolayed Branch

· Dynamic Branch Prediction

a No 12 Pipeline Flything

Pipeline Flushing is an effective solution because if the program counter value is rewriter then the ment instruction will be nomewhere else from the current instruction and the instruction after that will not be needed thence the piphine is flushed and new instructions are added to the pipline from the new PC address

	Clock Cycle	L	2	3	44 9	5	4		1	2	13		5	6	7	8
8 12 16 28 24	Instructions are flushed	IF	ID IF	Ex 10	MEM EX	MEH	3 15	S ING	IF.	ID IF	EY	MEM Ex	MEM	ws	IF	ID



8

b) 0x94F4: 0xA8E7

CS = 0x94F7

IP = 0, A8C7

Physical Address = SS+10cm - IP

· 0x94 F 7 x1000 - 0x A8C7

= 0 = 9 4 F 4 D + 0 . ASC7

= 0x 9F807

Q No 15 20 bits address in 16 bits IP Register

Intel 8086 was 166ht IP Register to address
the 20 bit memory with the help of spicial
purpose stack point registers. These stagnest registers
contain the initial starting address of 4 lets MBBs.
and the processor uses these registers to access
the memory

a. No 16

Gaura	Purpus	se Regesti	Ls.	
64 lat	32 bit	Tepit	8 Pit	
200/nan	2011	an	al	
21/2/02	ebn	last.	bi	
x2/nc×	ecx	CX	d	
n # Indx	edn	dx	dl	
n. 4/MSI	esi	el.	al	
ns Indi	edi	di	dil	
n6/nbp	166	60	bel	
17/AGD	250	4/2	apt	
218	72.60	ng w	n86	
749	n9d	79 W	246	
7110	23 100	7:10 W	HIOP	
7615	n 110	mil W	nille	
212	A12d	212 W	2126	
213	n13d	m13 W	21/36	
7.14	2190	91140		
215	nisd	71.154	7 715b	

ymm 0	Ormano	
y mm 1	Nem 17 D	
A-Mille S	on more 2	
ymm3	of mint 3	
-		A .
-	92 mm 1 9	
y month	nt mm 1 S	
100		
ymm 15		
	isters	
ment Reg	aters 40	
ment Regu	-	E1P
ment Regulation	esters RIP	EIP
ment Regulation CS	-	E1P
ment Regulation	RIP	EIP

FLAGS - 10 VIP VIF AC UN R.F. - NT LOPI 10PO OF DF IF TF SF ZF - NF - PF - CF

The logical address of x86-64 microprocessor is of 48 bits while the physical address is of 40 bits. The reason behind the logical memory of 48 bits rather than 64 bits is because in todays technology there is no need of a complete 64 bit address. The maximum address a computer may need is only repto 48 bits. Hence the remaining bits are unused

CF: Helds carryout after addition or borrow out after subtraction 0 No 17

. PF: Charle Contains Parity bit to check data correctness during transfer

. AF: Works some as CF but for BCD operations

· ZF : If result of ALO is a then this foliag is red to 1

SF : Holds MBS (signed bit) of result after operation from PLU

TF: Used to enable sningle step mode

. IF: Used to enable external interrupt from I/Ockorces.

DF: Used for moving or comparing data (string type)

· OF : Used to detect overflow IOPO: Protected made for I/O decrees with privallage O

IOP1: Protected made for I/O devices with priexllage 1

NT: Indicates nesting of current task

RF: Used in debugging. Toggles certain exceptions in the process

VM : Allows the Processor to behave like a different wichtechine (286)

AC: Used to check data alignment check In acc of activation and missalgament VIF: Used with VMFlag. Picks as IF for 8086 believer

VIP: Used to check for pending interrupts for 8086 behavior

ID: Att Enables use of CPUID instruction