# DIP IC APR33-A3-C2 ALWAYS IN STOCK. SO PLEASE USE APR33-A3-C2 DIP PACKAGE FOR YOUR APPLICATION.

# Fixed 1/ 2/ 4/ 8 Message Mode (C2.0)

# **Datasheet**

**Recording voice IC** 



#### **■ FEATURES**

- Operating Voltage Range: 3V ~ 6.5V
- Single Chip, High Quality Audio/Voice Recording & Playback Solution
  - No External ICs Required
  - Minimum External Components
- User Friendly, Easy to Use Operation
  - Programming & Development Systems Not Required
- 170/340/680 sec. Voice Recording Length in aPR33A1/aPR33A2/aPR33A3
- Powerful 16-Bits Digital Audio Processor.
- Nonvolatile Flash Memory Technology
  - No Battery Backup Required
- External Reset pin.
- Powerful Power Management Unit
  - Very Low Standby Current: 1uA
  - Low Power-Down Current: 15uA
  - Supports Power-Down Mode for Power Saving
- Built-in Audio-Recording Microphone Amplifier
  - No External OPAMP or BJT Required
  - ◆ Easy to PCB layout
- Configurable analog interface
  - Differential-ended MIC pre-amp for Low Noise
  - High Quality Line Receiver
- High Quality Analog to Digital and PWM module
  - Resolution up to 16-bits
- Simple And Direct User Interface
- Averagely 1,2,4 or 8 voice messages record & playback



#### DESCRIPTION


Today's consumers demand the best in audio/voice. They want crystal-clear sound wherever they are in whatever format they want to use. APLUS delivers the technology to enhance a listener's audio/voice experience.

The aPR33A series are powerful audio processor along with high performance audio analog-to-digital converters (ADCs) and digital-to-analog converters (DACs). The aPR33A series are a fully integrated solution offering high performance and unparalleled integration with analog input, digital processing and analog output functionality. The aPR33A series incorporates all the functionality required to perform demanding audio/voice applications. High quality audio/voice systems with lower bill-of-material costs can be implemented with the aPR33A series because of its integrated analog data converters and full suite of quality-enhancing features such as sample-rate convertor.

The aPR33A series C2.0 is specially designed for simple key trigger, user can record and playback the message averagely for 1, 2, 4 or 8 voice message(s) by switch, It is suitable in simple interface or need to limit the length of single message, e.g. toys, leave messages system, answering machine etc. Meanwhile, this mode provides the power-management system. Users can let the chip enter power-down mode when unused. It can effectively reduce electric current consuming to 15uA and increase the using time in any projects powered by batteries.



#### **■ PIN CONFIGURATION**



**SOP Package** 




# **■ PIN DESCRIPTION**

Pin Names	Pin No	TYPE	Description					
VDDP	8							
VDD	10		Positive newer supply					
VDDA	18		Positive power supply.					
VDDL	24							
VSSP	5							
VSSL	11		Power ground.					
VSSA	17							
VLDO	25		Internal LDO output.					
Vcore	16		Positive power supply for core.					
VREF	19		Reference voltage.					
Vсм	20		Common mode voltage.					
Rosc	26	INPUT	Oscillator resistor input.					
RSTB	27	INPUT	Reset. (Low active)					
SRSTB	28	INPUT	System reset, pull-down a resistor to the VSSL.					
MIC+	21	INPUT	Microphone differential input.					
MIC-	22	1141 01	Microphone differential input.					
MICG	23	OUTPUT	Microphone ground.					
VOUT2	6	OUTPUT	PWM output to drive speaker directly.					
VOUT1	7	OUTFUT	P WWW Output to drive speaker directly.					
/REC	12	INPUT	Record Mode. (Low active)					
MO	13	INPUT	Message-0.					
M1	14	INPUT	Message-1.					
M2	15	INPUT	Message-2.					
M3	9	INPUT	Message-3.					
M4	3	INPUT	Message-4.					
M5	4	INPUT	Message-5.					
M6 / Msel0	1	INPUT	Message-6, Message select 0.					
M7 / Msel1	2	INPUT	Message-7, Message select 1.					



#### **■ TYPICAL APPLICATION**






#### ■ MESSAGE MODE

In fixed 1/2/4/8 message mode (C2.0), user can divide the memory averagely for 1, 2, 4 or 8 message(s). The message mode will be applied after chip reset by the Msel0 and Msel1 pin.

Please note the message should be recorded and played in same message mode, we CAN NOT guarantee the message is complete after message mode changed. For example, user recorded 8 messages in the 8-message mode, those messages can be played in 8-message mode only. If user changed to 1, 2 or 4 message mode, system will discard those messages.

#### 8-Message Mode


The memory will be divided to 8 messages averagely when both Msel0 and Msel1 pin float after chip reset.






## 4-Message Mode

The memory will be divided to 4 messages averagely when Msel0 pin connected to VSS and Msel1 pin float after chip reset.



# • 2-Message Mode


The memory will be divided to 2 messages averagely when Msel1 pin connected to VSS and Msel0 pin float after chip reset.





# 1-Message Mode

The memory will be for 1 message when both Msel0 and Msel1 pin connected to VSS after chip reset.





#### ■ RECORD MESSAGE

During the /REC pin drove to VIL, chip in the record mode.


When the message pin (M0, M1, M2 ... M7) drove to V<sub>I</sub> in record mode, the chip will playback "beep" tone and message record starting.

The message record will continue until message pin released or full of this message, and the chip will playback "beep" tone 2 times to indicate the message record finished.

If the message already exist and user record again, the old one's message will be replaced.

The following fig. showed a typical record circuit for 8-message mode. We connected a slide-switch between /REC pin and VSS, and connected 8 tact-switches between M0 ~ M7 pin and VSS. When the slide-switch fixed in VSS side and any tact-switch will be pressed, chip will start message record and until the user releases the tact-switch.

Note: After reset, /REC and M0 to M7 pin will be pull-up to VDD by internal resistor.





#### ■ PLAYBACK MESSAGE


During the /REC pin drove to VIH, chip in the playback mode.

When the message pin (M0, M1, M2 ... M7) drove from V<sub>I</sub>H to V<sub>I</sub>L in playback mode, the message playback starting.

The message playback will continue until message pin drove from  $V_{IH}$  to  $V_{IL}$  again or end of this message.

The following fig. showed a typical playback circuit for 8-message mode. We connected a slide-switch between /REC and VSS, and connected 8 tact-switches between M0 ~ M7 and VSS. When the slide-switch fixed in float side and any tact-switch will be pressed, chip will start message playback and until the user pressed the tact-switch again or end of message.


Note: After reset, /REC and M0 to M7 pin will be pull-up to VDD by internal resistor.






#### VOICE INPUT

The aPR33A series supported single channel voice input by microphone or line-in. The following fig. showed circuit for different input methods: microphone, line-in and mixture of both.




(A) Microphone





# (B) Line-In




(C) Microphone + Line-In



## **■** BUSY


The MICG pin will be drove to low during the message record or playback, and drove to high during idle or standby, user can detect MICG status to know chip is busy or not.



Please note it is limited for MICG pin driving current. Reference to loh and lol in section "**DC CHARACTERISTICS**". If MICG pin is over loading from external circuit, it will cause noise in microphone circuit.




Below is a typical application. We add one LED to indicate IC record and playback status. We use one Resistor to limit current. And suggest R>  $470\Omega$ 






Below Transistor circuit is to get higher current, larger than lohor lol.





To get best sound quality, we can use buffer or inverter to isolate MICG to avoid noise from external circuit. Driving current is provided by buffer(inverter) only.






#### ■ RESET

aPR33A series can enter standby mode when RSTB pin drive to low. During chip in the standby mode, the current consumption is reduced to IsB and any operation will be stopped, user also can not execute any new operate in this mode.

The standby mode will continue until RSTB pin goes to high, chip will be started to initial, and playback "beep" tone to indicate enter idle mode.


User can get less current consumption by control RSTB pin specially in some application which concern standby current.





#### **■ EXAMPLE**

The aPR33DB is one of the simplest solutions for achieve fixed 1/2/4/8 message mode demo. The circuit board already includes the peripheral circuit which containing microphone. Developers only need to notice how to connect with their development environment. It can effectively decrease the time of circuit connecting & any possible mistakes. Below figure shows how to connect aPR33DB with external key in fixed 1/2/4/8 message mode:





#### **■ BLOCK DIAGRAM**

**Power Management** Digital Output Processor **Analog Front End** PWM Power Processor Stage Pre-Amp(DE) Mic / SAGC Speaker ADC 16 bits Pre-Amp(SE) Digital DAC Audio Line Receiver **Processor** Memory Controller Non Clock Reset SRAM Volatile Generator Circuit Memory

Figure 1. Block Diagram

## ■ ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Unit		
VDD – VSS	-0.3 ~ +10.0	V		
Vin	VSS-0.3 < VIN < VDD+0.3	V		
Vouт	VSS < Vout < VDD	V		
T(Operating)	-40 ~ +85	$^{\circ}$ C		
T(Junction)	-40 ~ +125	$^{\circ}\! \mathbb{C}$		
T(Storage)	-40 ~ +125	$^{\circ}\!\mathrm{C}$		




# **■** DC CHARACTERISTICS

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions	
VDD	Operating Voltage	3.0		6.5	V		
Isb	Standby Current			1	μΑ		
IPDN	Power-Down Current		15	20	μA		
IOP(IDLE)	Operating Current (Idle)		20		mA	VDD = 5V	
IOP(REC)	Operating Current (Record)		35		mA	VDD = 5V	
IOP(PLAY)	Operating Current (Playback)		25		mA	VDD = 5V	
VIH	"H" Input Voltage	2.5			V		
VIL	"L" Input Voltage			0.6	V		
Іνоυт	VOUT Current		185		mA		
Іон	O/P High Current		8		mA	VDD = 5V / VOH=4.5V	
loL	O/P Low Current		14		mA	VDD = 5V / VOH=0.5V	
Rnpio	lanut nin null down registance		300		ΚΩ	External floating or drive low.	
	Input pin pull-down resistance		1		МΩ	External drive high.	
Rupio	Input pin pull-up resistance		4.7		ΚΩ		
△Fs/Fs	Frequency stability			5	%	$VDD = 5V \pm 1.0V$	
△Fc/Fc	Chin to chin Fraguency Variation			5	%	Also apply to lot to lot	
	Chip to chip Frequency Variation					variation.	




# ■ AC CHARACTERISTICS



Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
T1	/CS Setup Time	100			mS	VDD=5.0V
T2	Trigger Setup Time	16	1	1	mS	VDD=5.0V
T3	Trigger Hold Time	16			mS	VDD=5.0V
T4	/CS Hold Time	100			uS	VDD=5.0V



#### ■ PACKAGE INFORMATION





# 28Pin 600mil DIP Package

