Optimization for 2D/3D-Convolution Algorithms in CUDA



Burak Topçu January, 2022

Overview

- Problem Definition
- Proposed Solution/Implementation Details
 - Constant Memory Implementation
 - Shared Memory Implementation
 - Stream Implementation
- Experiment Results, Comparisons and Comments
 - Experiment Setup
 - Experimental Results, Comparisons and Comments
- Future Work




Problem Definition

Mask Array

Mask	Mask	Mask		
1,1	1,2	1,3		
Mask	Mask	Mask		
2,1	2,2	2,3		
Mask	Mask	Mask		
3,1	3,2	3,3		

 $\begin{aligned} & \text{Result i,j = Mask (i-1),(j-1) * Pixel (i-1),(j-1) + Mask (i-1),(j) * Pixel (i-1),(j) + Mask (i-1),(j+1) * Pixel (i-1),(j+1) + Mask (i),(j-1) * Pixel (i),(j-1) + Mask (i),(j) * Pixel (i),(j) + Mask (i),(j+1) * Pixel (i),(j+1) + Mask (i+1),(j-1) * Pixel (i+1),(j-1) * Pixel (i+1),(j) * Pixel (i+1),(j) * Pixel (i+1),(j) + Mask (i+1),(j+1) * Pixel (i+1),(j+1) + Mask (i+1),(j+1) * Pixel (i+1),(j+1) *$

Pixel 1,1	Pixel 1,2	Pixel 1,3		14	S	14		4
Pixel 2,1	Pixel 2,2	Pixel 2,3	74 -	(A)	C)	80	G	80
Pixel 3,1	Pixel 3,2	Pixel 3,3		37	3	3/	3	9
	27	9	24	9	20	Dy .	9	20
	<i></i>		74	74			3	174
	S	7.a		(%)	CA.	00	G	94
	S	S	S,	Si.	S	80	9	90





Input Image Output Image

Problem Definition

```
void naive kernel(DATA TYPE *A, DATA TYPE *B, const int problem size)
int j = blockIdx.x * blockDim.x + threadIdx.x;
int i = blockIdx.y * blockDim.y + threadIdx.y;
DATA TYPE c11, c12, c13, c21, c22, c23, c31, c32, c33;
c11 = +0.2; c21 = +0.5; c31 = -0.8;
c12 = -0.3; c22 = +0.6; c32 = -0.9;
c13 = +0.4; c23 = +0.7; c33 = +0.10;
if ((i < problem size-1) && (j < problem size-1) && (i > 0) && (j > 0))
   B[i * problem size + j] = c11 * A[(i - 1) * problem size + (j - 1)] +
                              c21 * A[(i - 1) * problem size + (j + 0)] +
                              c31 * A[(i - 1) * problem size + (j + 1)] +
                              c12 * A[(i + 0) * problem size + (j - 1)] +
                              c22 * A[(i + 0) * problem size + (j + 0)] +
                              c32 * A[(i + 0) * problem size + (j + 1)] +
                              c13 * A[(i + 1) * problem size + (j - 1)] +
                              c23 * A[(i + 1) * problem size + (j + 0)] +
                              c33 * A[(i + 1) * problem size + (i + 1)];
```

Problems:

- global memory accesses
- wasting register resource



Figure 2: 2DConvolution GPU kernel

Problem Definition




Figure 3: Nsight System profiling for 2DConvolution implemented naively

Memory copy operations takes lots of time in overall.



Overview

- Problem Definition
- Proposed Solution/Implementation Details
 - Constant Memory Implementation
 - Shared Memory Implementation
 - Stream Implementation
- Experiment Results, Comparisons and Comments
 - Experiment Setup
 - Experimental Results, Comparisons and Comments
- Future Work



Proposed Solutions

- 1) Implementing shared memory utilization for naive GPU kernel of both 2D/3DConvolution.
- 2) Implementing constant memory utilization for the mask array of the GPU kernels.
- 3) Implementing a version which works with streams to increase overall performance.



Constant Memory Usage on Convolution Algorithms

```
DATA TYPE c[3][3] = \{\{0.2, -0.3, 0.4\}, \{0.5, 0.6, 0.7\}, \{-0.8, -0.9, 0.1\}\};
constant
global void const mem kernel(DATA TYPE *A, DATA TYPE *B, const int problem size)
 int j = blockIdx.x * blockDim.x + threadIdx.x;
 int i = blockIdx.y * blockDim.y + threadIdx.y;
 if ((i < problem size-1) && (j < problem size-1) && (i > 0) && (j > 0))
     B[i * problem size + j] = c[0][0] * A[(i - 1) * problem size + (j - 1)] +
                                 c[1][0] * A[(i - 1) * problem size + (j + 0)] +
                                 c[2][0] * A[(i - 1) * problem size + (j + 1)] +
                                 c[0][1] * A[(i + 0) * problem size + (j - 1)] +
                                 c[1][1] * A[(i + 0) * problem size + (j + 0)] +
                                 c[2][1] * A[(i + 0) * problem size + (j + 1)] +
                                 c[0][2] * A[(i + 1) * problem size + (j - 1)] +
                                 c[1][2] * A[(i + 1) * problem size + (j + 0)] +
                                 c[2][2] * A[(i + 1) * problem size + (j + 1)];
```

Instead of holding the mask array into registers, I put them into the constant memory.



Figure 4: Constant memory usage for masking array for 2DConvolution.

Shared Memory Usage on Convolution Algorithms

For each thread block where thread block size is 32*32, 34*34 bytes shared memory is allocated.

In each if block a bound is checked to increase accuracy level.

```
shared float shmem[34][34];
short int ql ty = blockIdx.x * blockDim.x + threadIdx.x;
short int ql tx = blockIdx.y * blockDim.y + threadIdx.y;
short int lcl ty = threadIdx.x;
short int lcl tx = threadIdx.y;
if ((ql ty > 0) \&\& (ql tx > 0) \&\& (ql tx < mat dim -1) \&\& (ql ty < mat dim -1))
    shmem[lcl tx + 1][lcl ty + 1] = A[ql tx * mat dim + ql ty];
    if(lcl ty == 0)
        shmem[lcl tx + 1][0] = A[ql tx * mat dim + ql ty - 1];
    if(lcl tx == 0)
        shmem[0][lcl ty + 1] = A[(gl_tx - 1) * mat_dim + gl_ty];
    if(lcl\ ty == (b\ dim - 1))
        shmem[lcl tx + 1][b dim + 1] = A[gl tx * mat dim + gl ty + 1];
    if(lcl tx == (b dim - 1))
        shmem[b dim + 1][lcl ty + 1] = A[(gl tx + 1) * mat dim + gl ty];
    syncthreads();
    B[ql tx * mat dim + ql ty] = c11 * shmem[lcl tx][lcl ty] +
                                c21 * shmem[lcl tx][lcl ty + 1] +
                                c31 * shmem[lcl tx][lcl ty + 2] +
                                c12 * shmem[lcl tx + 1][lcl ty ] +
                                c22 * shmem[lcl tx + 1][lcl ty + 1] +
                                c32 * shmem[lcl tx + 1][lcl ty + 2] +
                                c13 * shmem[lcl tx + 2][lcl ty ] +
                                c23 * shmem[lcl tx + 2][lcl ty + 1] +
                                c33 * shmem[lcl tx + 2][lcl ty + 2];
```






Stream Usage on Convolution Algorithms

for(int i = 0; i < num streams; i++)</pre>

For stream usage, the naive kernel is kept as the same.

However, kernel is called with the stream amount.

Also, memory copy operations from DtoH and HtoD are carried out asynchronously.







Overview

- Problem Definition
- Proposed Solution/Implementation Details
 - Constant Memory Implementation
 - Shared Memory Implementation
 - Stream Implementation
- Experiment Results, Comparisons and Comments
 - Experiment Setup
 - Experimental Results, Comparisons and Comments
- Future Work



Experiment Setup

In this work;

I used two different environment.

- GeForce GTX 1650 GPU with CUDA 11.4
- Tesla K80 provided by Google Colab with CUDA 9.1

I completed 7 and 6 different experiments for 2D/3D Convolution algorithms respectively.

- For 2DConvolution:
 - Problem size : 4096*4096, 8192*8192 and 16384*16384
 - Thread Blocks : 8*8 (64), 16*16 (256) and 32*32 (1024)
 - Number of stream: 8, 16 and 32
- For **3DConvolution**:
 - Problem size : 128*128*128, 256*256*256 and 512*512*512
 - Thread Blocks : 8*8 (64), 16*16 (256) and 32*32 (1024)
 - Number of stream : 4, 8 and 16



Experiment Results (Shared Memory)





Figure 7: Performance results for 2DConvolution with different configuration parameters.

Experiment Results (shared memory)



Experiment Results (Stream Usage)




Figure 8: Performance results for 2DConvolution with different configuration parameters.

Experiment Results (Stream Usage)






Figure 10: Nsight System profiling for 2DConvolution with 32 streams.

Experiment Results (Constant memory)




Figure 11: Performance results for 2DConvolution with different configuration parameters.

Experiment Results (Constant Memory)

- problem size = 16384*16384,
- Thread Block size = 32*32
- # of streams = 8on GeForce GTX 1650GPU.






Figure 7: Performance results for 2DConvolution with different configuration parameters.

Future Work

- For future work, the problems that arise after the implementation of the mentioned optimizations can be examined.
- The decision of the most efficient stream amount depends on the data and belonging architecture resources in terms of peripheral between host and GPU device.
- The convolution can operate on bigger arrays such as 7*7 or 8*8 instead of 3*3. This will increase the tile size of shared memory. For such a scenario, the user needs to re-implement shared memory usage with respect to the convolution algorithm features and GPU shared memory resource. This also depends on the GPU architecture resources and the data which will be processed.

Similar problems observed after the optimization can be the future work for optimizing 2D/3D Convolution more.







Thank you for your participation and attention.