Azure Accelerated Networking: SmartNICs in the Public Cloud

Developer | Hasnain Abdur Rehman| hasnain@bu.edu

Developer | Pierre-François Wolfe | pwolfe@bu.edu

Developer | Samyak Jain | samyaki@bu.edu

Developer | Suli Hu | sulihu@bu.edu Developer | Yufeng Lin | yflin@bu.edu



Traditional Network Policy Management


Each switch can apply policy
 Each switch must be programmatically configured
 Config 1
 Switch
 Config 3
 Switch



Software Defined Network (SDN)


Centralized Controller

 All switches can be updated from the controller






What about Virtualization?



Virtual Filtering Platform (VFP)

- Azure's programmable vSwitch implementing SDN stack
 - Acts as filtering engine for each VM's virtual NIC
 - Provides SDN programmability
- Uses flow tables for policy management (discussed later)
- Programmed by multiple Azure SDN controllers
- Handles all network I/O traffic to and from hardware
- Issues due to this
 - low throughput
 - high latency
 - increased processor utilisation





Trends in Compute and Network Speed





Image source: https://www.xilinx.com/publications/product-briefs/xilinx-smartNIC-media-briefing-final.pdf


How about with hardware Offload?

Solution: Single Root I/O Virtualization (SR-IOV)

- Isolates PCIe resources to appear as separate physical devices for better manageability.
- Each VM connects to a unique Virtual Function (VF) isolating it from other VMs
- Bypasses host networking stack ("all or nothing" offload)
- Benefits
 - improved throughput
 - lower latency
 - reduced CPU utilisation
- Drawback
 - NO SDN policy implementation!



How about Hardware Offload providing VFP flexibility?



Design goals

- Don't burn host CPU cores
 - Azure business depends on selling the VMs to customers as laaS
 - Overheads due to running high-speed SDNs must be kept low for cost reduction
- Maintain host SDN programmability of VFP
 - VFP flexibility should be maintained
 - Most rules don't change during flow; offloading them is unnecessary
- 3. Achieve the latency, throughput and utilisation of SR-IOV hardware
- 4. Have a path to scale to 100GbE+
 - Initially, AccelNet deployed for 40GbE
 - SmartNIC should be scalable with increasing speed and number of VMs



Additional Design Goals


- 5. Support new SDN primitives and workloads overtime
- 6. Rollout new functionality to the entire fleet
- 7. Provide high single-connection performance
- 8. Retain serviceability



Offloading SDN Network Operations

- Hardware Options
 - CPU (Central Processing Unit)
 - SoC (System on a Chip)
 - FPGA (Field Programmable Gate Array)
 - ASIC (Application-Specific Integrated Circuit)
- FPGA
 - How they function and are used
 - Azure SmartNIC architecture







- Application-Specific Integrated Circuit (ASIC)
 - Advantages:
 - Greatest optimization and performance potential
 - Disadvantages:
 - Can't be changed after it's made
 - Longest development time




Traditional ASIC Offload Tasks

- 1990s TCP offloads: checksum/segmentation → TCP Offload Engine (TOE)
- 2000s Steering: Receive-Side Scaling (RSS), Virtual Machine Queues (VMQ)
 - Multi-Core Scalability
- 2010s Encapsulation: Network Virtualization using Generic Routing Encapsulation (NVGRE) Task Offload, Virtual Extensible LAN (VxLAN)
 - Stateless offloads for virtual networking
- Afterwards...
 - Generic Flow Tables (GFT) originally for ASICs for use with SR-IOV
 - However: SR-IOV → all-or-nothing offload









Azure SmartNICs


Example of NIC capabilities






- Field Programmable Gate Array (FPGA)
 - Advantages:
 - High performance potential (low latency and parallel processing)
 - Modifiable/reconfigurable hardware
 - Disadvantages:
 - Still requires hardware knowledge for best performance





- System on a Chip (SoC)
 - Advantages:
 - Software programmable (familiar to software developers, flexible)
 - Disadvantages:
 - Less performance
 - More limited scalability





- Central Processing Unit (CPU)
 - Advantages:
 - Least effort required, current approach
 - Disadvantages:
 - To scale, more cores need to be burned for network processing



Is There Room for Different Types of SmartNIC?



- ASIC Based
 - Excellent price-performance
 - Vendor development cost high
 - Programmable and extensible
 - Easy to program but flexibility is limited to pre-defined capabilities




- FPGA Based
 - Good performance but expensive
 - Very difficult to program
 - Workload specific optimization



SOC Based

System on Chip - NIC + CPU

- Good price-performance
- C Programmable Processors
- Highest Flexibility
- Easiest programmability





... Yes!


		Foundational	Intelligent	
Capability	Workloads Accelerated	NIC	NIC (INIC)	SmartNIC
	Entry Level Virtualization and Data Movem	7.7.2		
TCP/IP Acceleration	Enterprise workloads	1	1	1
NIC Virtualization (SR-IOV)	Enterprise workloads	1	1	1
Network Virtualization (VXLAN)	Multi-tenant workloads	1	1	1
D	ata Transport Acceleration & Programmable D	ata Plane		
RoCE Acceleration	VM, Storage, Big Data, AI/ML		1	1
DPDK	Virtualized Network Functions		1	1
Spark Acceleration	Big Data		1	1
NVMe-over-Fabrics Storage	Storage		1	1
OVS Hardware Acceleration	Efficient, Scalable Virtualized Apps		1	1
QoS and ACL Acceleration	Web Servers / Content Distribution Networks		1	1
Flow monitoring/reporting	Visibility, Network Packet Broker, IBN		1	1
Flow match/action engine	Software Defined Networking		1	1
Fully Programmable Data Plane	Network Function Virtualization		1	1
ASAP ² Virtual Switching/Routing	NAT, Load Balancing, stateless firewall		1	1
	Smart Networking & Virtualization			
Virtual Switch Policy Engine	OVS Control Plane			4
Analytics engine	DPI, Network Monitoring and Diagnostics			1
Container Acceleration	Various (AI/ML, Big Data, Analytics)			1
Smart Cloud Virtualization	Server Disaggregation & Resource Sharing			1
Secui	rity, Compression, Network Function Virtualiza	tion, Storage		t.
Public Key Crypto, RNG	Authentication, Key Exchange			1
Fault Domain Isolation/HA	Bare Metal Cloud			1
Stateful IP/ACL filtering	Load Balancing IPD/IDS/UTM			1
Storage: Hashing, ECC, Compression	Erasure Coding, Thin Provisioning, Dedup			1
Encryption/Decryption	Data at Rest or on-the-fly			1
Security VNF Offloading	Firewall, IDS, IPS, Anti-malware, Anti-DDoS			1

It depends on the user and the task.




SmartNIC System Architecture


- Catapult (Original Version)
 - FPGAs mapped in 6x8 2D torus
 - Secondary network (within a rack)
- Azure SmartNIC
 - Directly connect to datacenter network
 - Bump-in-the-wire FPGA (between NIC and TOR)



2D Torus and Catapult Mapping








Gen1: Very visible "bump-in-the-wire"

(c) bump-in-the-wire architecture

Gen2: The "wire" is now on a PCB




QSFP Network

Network

What are Field Programmable Gate Arrays (FPGAs)?

- User configurable
 - HDL (Hardware Definition Language)
 - HLS (High Level Synthesis)
- Hardware Elements
 - CLBs (Configurable Logic Blocks)
 - Flip-Flops
 - LUTs (Look-up tables)
 - Block RAM
 - Multipliers/DSP (Digital Signal Processing)
 - Interconnect
 - Input/Output





HDL Example - AND Gate

```
-- VHDL Example
library ieee;
use ieee.std_logic_1164.all;
entity example_and is
port (
   input_1 : in std_logic;
   input 2 : in std logic;
```

```
        Input 1
        Input 2
        output

        0
        0
        0

        0
        1
        0

        1
        0
        0

        1
        1
        1
```

```
// Verilog Example
module example_and_gate
  (
    input_1,
    input_2,
    and_result);

input input_1;
input input_2;
output and result;
```

and temp;


```
end example_and;

architecture rtl of example_and is
    signal and_gate : std_logic;
begin
    and_gate <= input_1 and input_2;
    and_result <= and_gate;
end rtl;</pre>
```

and result : out std logic







Combinational Logic

endmodule

Boston University CS & ECE




Defining the Interface

(Inputs and Outputs)

Example FPGA Programming Flow


- Write HDL (or HLS → HDL)
 - a. Behavioral
 - b. RTL (Register-Transfer Level)
- 2. Simulate/Verify Behavior
 - a. e.g. Modelsim
- 3. Synthesize
 - a. e.g. Vivado, Quartus
- Implement Design
- 5. Timing Analysis
- Generate bitstream
- 7. Program
- 8. In-Circuit (hardware) Test

Boston University CS & ECE





https://www.ni.com/en-us/innovations/white-papers/08/fpga-fundamentals.html https://www.microsemi.com/product-directory/dev-tools/4900-modelsim https://en.wikipedia.org/wiki/Xilinx Vivado UNIVERSIT




Handling Flow Tables - The Key to Hardware Acceleration

 Cascading Flow Tables for Rules (Software)

Single Action Determined

 Cached on FPGA in Hash Table






AccelNet System Design

- Software design
- FPGA pipeline design
- Flow tracking and reconciliation








Software Design of AccelNet

Acronym Recap: Generic Flow Table (GFT)
Virtual Filtering Platform (VFP)


- Control Operations
- Handle exception packets
- Establish special virtual port (Vport)
- Terminate stale connection







What happened when FPGA receives exception packets?








FPGA pipeline design


Pipeline Stages:

- a store and forward packet buffer
- a parser
- a flow lookup and match
- a flow action






1 Packet Buffer Stage & 2 Parser Stage




- ①: Packets store temporary here and forward them to next stage
- 2: Combine the header information of a packet, generate unique for each flow and pass it to next stage



Encapsulation




3 The Match Stage



③: Look up rules for packet based on the key. Compute hash of the key and use it as cache index. It has 2 caches, one is on-chip with another one off-chip.



4 The action stage




4: Take the parameters looked up from flow table, perform transformations on the packet header.





Flow tracking and reconciliation

- Virtual Filtering Platform (VFP)
 - Overlying controllers
 - Monitor layers
 - Flows do reconciliation to update actions
- Generic flow table (GFT)
 - Keep track of per-connection data usage
 - TCP sequence
 - Connection state





Performance


- What was measured (and presented)?
 - VM-VM latency distribution
 - Single Connection Throughput
 - An Example SQL Query Time
 - Gateway Forwarding Latency





Performance - VM to VM Latency Distribution


 Sent 1 Million, 4 bytes long pings sequentially, and measured the response time.





Performance - Single Connection TCP Throughput


Consistently measured ~31 Gbps on a single connection with 0% CPU utilization.





Performance - SQL DB Client Read Times


- Average Read times dropped from ~1ms to around 300us.
- Tasks depending on 'burst performance' ran 2x faster!





Performance - SDN Gateway forwarding latency

- SDN gateway forwarding latency minimized.
- Line rate forwarding now possible!





Performance




Figure 6: Performance of AccelNet VM-VM latencies vs. Amazon AWS Enhanced Networking and Google GCP Andromeda on Intel Skylake generation hardware.



Serviceability




Figure 7: Transparent bonding between an SR-IOV in face and a synthetic interface



Monitoring and Diagnostics



Monitoring:

- 500+ Metrics per Host
 - Alerts/Actions
 - Ex: Packet Counting, unusual traffic patterns, how packets were parsed, latency from timestamps, ...
- Constantly tweaking thresholds and actions with more data



Diagnostic:

- Programmable packet capture and tracing services at every interface.
- Hardware timestamps

Example: GFT

Packet Flow Action
Parsing Matching Taking



Analysis and Conclusion

- Accomplishments
- SDN Evolution over time.
- FPGAs in the Datacenter
- Some key points to note.
- Related Work
- Future Work



Accomplishments

- 1. Stopped burning CPU cores for AccelNet network processing
- 2. Upgradeable SDN policies in VFP agnostic of hardware
- 3. FPGA results in latency of <1us and line-rate processing
 - Line-rate achieved on a single connection
- GFT on FPGAs updated successfully.
- 5. Changes rolled out to **heterogeneous hardware**
- 6. Expected scalability for 100Gb+
- 7. Production **servicing** for FPGA image and driver without negative impact



SDN Evolution on SmartNIC

- Unanticipated feature additions are possible
 - Stateful tunneling and state tracking
 - Extend TCP state machine tracking
 - Packet forwarding/duplication actions
- New actions, ex: virtualized RDMA support
- New functions into hardware for faster connection setup
- Line-rate datapath diagnostics and packet tracing



Some Key Points to Note:

- Design with serviceability in mind -- right from the start!
- Design Higher level layers to be agnostic to lower level layers.
- Decreased latency variance leads to diminishing transient load issues.
 - Not possible with CPU alone, Hardware offloading needed.
 - Hence, other cloud providers might need to do this as well.
- DRAM is the most frequently failing part in the cloud, while other components are reasonably reliable.

Agile Methodology

- Hardware development, e.g. for ASICs, has traditionally been different from software development.
- Typically, a 'waterfall' methodology is used.
 - 'All in one go'
- With hardware software co-design, an Agile approach is needed.
 - Hardware Devs should be in the same team as Software Devs.
 - Knowledge Sharing and Collaboration is fundamental.
 - Do live, real world testing, collect data, and integrate learnings into subsequent versions.



Commentary on FPGAs in the Datacenter

Challenges:

- Higher Dev. Effort
- Not (initially) Cloud-ready
- HLS not as effective
 - HDL very effective given hardware engineers
- Hard to recommend for small-scale clouds

Benefits:

- At Azure scale Dev. cost is worthwhile investment
 - Better performance than CPU
 - Better efficiency than CPU
 - Better flexibility than ASIC



Conclusions

- Microsoft Azure FPGA SmartNIC
 - SDN policy can be offloaded to hardware for great performance gains.
 - Low and predictable latencies
 - Higher throughput on single connections
- Broader Effects/Concepts
 - The cloud previously made their custom software...
 -now they are making custom hardware only for its own benefit too
- Custom hardware
 - What works for Microsoft may not be ideal for other providers and almost certainly will not be used by other enterprises
 - The cloud providers have so much power and importance now we will continue to see them define hardware that serves their needs alone



Thank you

...any questions?

