



CSE 205: DIGITAL LOGIC DESIGN

LOGIC CIRCUITS

- Logic Circuits: Combinational and Sequential
- Combinational Circuits
 - A combinational circuit consists of logic gates whose outputs at any time are determined from only the present combination of inputs.
- Sequential Circuits
 - A sequential circuits employ storage elements and logic gates.
 - The outputs are a function of the inputs and the state of the storage elements.
 - The state of the storage elements, in turn, is a function of the previous inputs (and the previous state).



COMBINATIONAL CIRCUITS




Fig. 4-1 Block Diagram of Combinational Circuit


- The n input binary variables come from an external source.
- The m output variables are produced by the internal combinational logic circuit and go to an external destination.



COMBINATIONAL CIRCUITS


○ Analysis

- Given a circuit, find out its *function*
- Function may be expressed as:
 - Boolean function
 - Truth table



○ Design

- Given a desired function, determine its *circuit*
- Function may be expressed as:
 - Boolean function
 - Truth table



ANALYSIS PROCEDURE

BOOLEAN EXPRESSION APPROACH

$$F_2 = AB + AC + BC$$

$$T_1 = A + B + C$$

$$T_2 = ABC$$

$$T_3 = F_2' T_1$$

$$F_1 = T_3 + T_2$$

Or

$$F_1 = A'BC' + A'B'C + AB'C' + ABC$$




Fig. 4-2 Logic Diagram for Analysis Example



ANALYSIS PROCEDURE

TRUTH TABLE APPROACH

| A | B | C | F_2 | F_2' | T_1 | T_2 | T_3 | F_1 |
|-----|-----|-----|-------|--------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |




DESIGN PROCEDURE

- Given a problem statement:
 - Determine the number of *inputs* and *outputs*
 - Derive the truth table
 - Simplify the Boolean expression for each output
 - Produce the required circuit and verify it

Example:


Design a circuit to convert a “BCD” code to “Excess 3” code




DESIGN PROCEDURE

BCD-TO-EXCESS 3 CONVERTER


| <i>A B C D</i> | <i>w x y z</i> |
|----------------|----------------|
| 0 0 0 0 | 0 0 1 1 |
| 0 0 0 1 | 0 1 0 0 |
| 0 0 1 0 | 0 1 0 1 |
| 0 0 1 1 | 0 1 1 0 |
| 0 1 0 0 | 0 1 1 1 |
| 0 1 0 1 | 1 0 0 0 |
| 0 1 1 0 | 1 0 0 1 |
| 0 1 1 1 | 1 0 1 0 |
| 1 0 0 0 | 1 0 1 1 |
| 1 0 0 1 | 1 1 0 0 |
| 1 0 1 0 | x x x x |
| 1 0 1 1 | x x x x |
| 1 1 0 0 | x x x x |
| 1 1 0 1 | x x x x |
| 1 1 1 0 | x x x x |
| 1 1 1 1 | x x x x |




$$w = A + BC + BD$$



$$x = B'C + B'D + BC'D'$$



$$y = C'D' + CD$$




$$z = D'$$



DESIGN PROCEDURE

BCD-TO-EXCESS 3 CONVERTER

| A | B | C | D | w | x | y | z |
|---|---|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | x | x | x | x |
| 1 | 0 | 1 | 1 | x | x | x | x |
| 1 | 1 | 0 | 0 | x | x | x | x |
| 1 | 1 | 0 | 1 | x | x | x | x |
| 1 | 1 | 1 | 0 | x | x | x | x |
| 1 | 1 | 1 | 1 | x | x | x | x |



$$w = A + B(C+D)$$

$$x = B'(C+D) + B(C+D)'$$

$$y = (C+D)' + CD$$

$$z = D'$$

BINARY ADDER

- The most basic arithmetic operation is the addition of two binary digits.
- A combinational circuit that performs the addition of two bits is **half adder**
- An adder performs the addition of 2 significant bits and a previous carry is called a **full adder**




BINARY ADDER


○ Half Adder

- Adds 1-bit plus 1-bit
- Produces Sum and Carry

| x | y | C | S |
|-----|-----|-----|-----|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |



$$\begin{array}{r} x \\ + y \\ \hline C \quad S \end{array}$$




BINARY ADDER

○ Full Adder

- Adds 1-bit plus 1-bit plus 1-bit
- Produces Sum and Carry

| x | y | z | C | S |
|-----|-----|-----|-----|-----|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |



| | | | |
|-----|---|---|-----|
| | | | y |
| | 0 | 1 | 0 |
| x | 1 | 0 | 1 |
| | | | z |

$$\begin{array}{r}
 x \\
 + y \\
 + z \\
 \hline
 C \quad S
 \end{array}$$

$$S = xy'z' + x'yz' + x'y'z + xyz = x \oplus y \oplus z$$

| | | | |
|-----|---|---|-----|
| | | | y |
| | 0 | 0 | 1 |
| x | 0 | 1 | 1 |
| | | | z |

$$C = xy + xz + yz$$





BINARY ADDER

Full Adder



$$S = xy'z' + x'yz' + x'y'z + xyz = x \oplus y \oplus z$$

$$C = xy + xz + yz$$




BINARY ADDER

- Full Adder



BINARY ADDER



FOUR-BIT BINARY ADDER

- Carry bits must “ripple” through each stage of a multi-bit adder before the output settles down to the correct result.
- Significantly slower --> Rippling effect of carry
- For an n bit adder, Propagation delay = (Number of gate level x Average gate delay) x (number of bits)



CARRY LOOKAHEAD LOGIC




Fig. 4-10 Full Adder with P and G Shown

- Carry Propagate $P_i = A_i \oplus B_i$
- Carry Generate $G_i = A_i B_i$
- $S_i = P_i \oplus C_i$
- $C_{i+1} = G_i + C_i P_i$



CARRY LOOKAHEAD LOGIC

- All carries can be generated simultaneously
 - $C_2 = G_1 + P_1C_1$
 - $C_3 = G_2 + P_2C_2 = G_2 + P_2G_1 + P_2P_1C_1$
 - $C_4 = G_3 + P_3C_3 = G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1C_1$



CARRY LOOKAHEAD LOGIC




Fig. 4-11 Logic Diagram of Carry Lookahead Generator



4-BIT ADDER WITH CARRY LOOKAHEAD





Fig. 4-12 4-Bit Adder with Carry Lookahead

BINARY SUBTRACTOR

- Half Subtractor
 - Produces $x - y$
 - D – difference

| x | y | B | D |
|-----|-----|-----|-----|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 |

- $D = x'y + xy' = S$ of half adder
- $B = x'y$




$$\begin{array}{r} x \\ - y \\ \hline B \quad D \end{array}$$



BINARY ADDER

Full Subtractor

- $(x - y) - z$; where z represents a borrow



| x | y | z | B | D |
|-----|-----|-----|-----|-----|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |

A Karnaugh map for the output D . The vertical axis is labeled x and the horizontal axis is labeled y . The map is a 2x4 grid. The top row ($x=0$) has values 0, 1, 0, 1. The bottom row ($x=1$) has values 1, 0, 1, 0. The columns are grouped by z (0 and 1) and y (0 and 1). The 1s are at positions (0,1), (0,3), (1,0), and (1,2).

$$D = xy'z' + x'yz' + x'y'z + xyz = x \oplus y \oplus z$$


A Karnaugh map for the output B . The vertical axis is labeled x and the horizontal axis is labeled y . The map is a 2x4 grid. The top row ($x=0$) has values 0, 1, 1, 1. The bottom row ($x=1$) has values 0, 0, 1, 0. The columns are grouped by z (0 and 1) and y (0 and 1). The 1s are at positions (0,1), (0,2), (0,3), and (1,2). There are three groupings: a blue oval around (0,1) and (0,2), a green oval around (0,2) and (0,3), and a brown oval around (0,2) and (1,2).

$$B = x'y + x'z + yz$$



BINARY SUBTRACTOR


- Use 2's complement with binary adder
 - $x - y = x + (-y) = x + y' + 1$



BINARY ADDER/SUBTRACTOR

- M : Control Signal (Mode)

- $M=0 \rightarrow F = x + y$
- $M=1 \rightarrow F = x - y$




OVERFLOW

- An overflow occurs when two number of n digits each are added and the sum occupies $n+1$ digits
- When two unsigned numbers are added, an overflow is detected from the end carry out of the most significant position
- When two signed numbers are added, the sign bit is treated as part of the number and the end carry does not indicate an overflow
 - Extra overflow detection circuits are required
- An overflow can only occur when two numbers added are **both positive or both negative**



OVERFLOW




OVERFLOW

| INPUTS | | | OUTPUTS | | |
|-------------------|-------------------|----------|-----------|---------------------|-----------|
| A _{sign} | B _{sign} | CARRY IN | CARRY OUT | SUM _{sign} | OVERF LOW |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 |




OVERFLOW

- Unsigned Binary Numbers



- 2's Complement Numbers



DECIMAL ADDER

- A decimal adder requires a minimum of 9 inputs
- and 5 outputs
 - 1 digit requires 4-bit
 - Input: 2 digits + 1-bit carry
 - Output: 1 digit + 1-bit carry
- BCD adder
 - Perform the addition of two decimal digits in BCD, together with an input carry from a previous stage
 - The output sum cannot be greater than 19 (9+9+1)



BCD ADDER

- 4-bits plus 4-bits
- Operands and Result: 0 to 9

| $X+Y$ | $x_3 x_2 x_1 x_0$ | $y_3 y_2 y_1 y_0$ | Sum | Cy | $S_3 S_2 S_1 S_0$ |
|-------|-------------------|-------------------|-------|------|-------------------|
| 0 + 0 | 0 0 0 0 | 0 0 0 0 | = 0 | 0 | 0 0 0 0 |
| 0 + 1 | 0 0 0 0 | 0 0 0 1 | = 1 | 0 | 0 0 0 1 |
| 0 + 2 | 0 0 0 0 | 0 0 1 0 | = 2 | 0 | 0 0 1 0 |
| | | | | | |
| 0 + 9 | 0 0 0 0 | 1 0 0 1 | = 9 | 0 | 1 0 0 1 |
| 1 + 0 | 0 0 0 1 | 0 0 0 0 | = 1 | 0 | 0 0 0 1 |
| 1 + 1 | 0 0 0 1 | 0 0 0 1 | = 2 | 0 | 0 0 1 0 |
| | | | | | |
| 1 + 8 | 0 0 0 1 | 1 0 0 0 | = 9 | 0 | 1 0 0 1 |
| 1 + 9 | 0 0 0 1 | 1 0 0 1 | = A | 0 | 1 0 1 0 |
| 2 + 0 | 0 0 1 0 | 0 0 0 0 | = 2 | 0 | 0 0 1 0 |
| | | | | | |
| 9 + 9 | 1 0 0 1 | 1 0 0 1 | = 12 | 1 | 0 0 1 0 |

0001 1000

$$\begin{array}{r}
 + x_3 x_2 x_1 x_0 \\
 + y_3 y_2 y_1 y_0 \\
 \hline
 \end{array}$$

Cy $S_3 S_2 S_1 S_0$

Invalid Code

Wrong BCD Value

BCD ADDER


| $X + Y$ | $x_3 x_2 x_1 x_0$ | $y_3 y_2 y_1 y_0$ | Sum | Cy | $S_3 S_2 S_1 S_0$ | $Required\ BCD\ Output$ | $Value$ |
|--------------|-------------------|-------------------|-------|------|-------------------|-------------------------|---------|
| 9 + 0 | 1 0 0 1 | 0 0 0 0 | = 9 | 0 | 1 0 0 1 | 0 0 0 0 1 0 0 1 | = 9 |
| 9 + 1 | 1 0 0 1 | 0 0 0 1 | = 10 | 0 | 1 0 1 0 | 0 0 0 1 0 0 0 0 | = 16 ✕ |
| 9 + 2 | 1 0 0 1 | 0 0 1 0 | = 11 | 0 | 1 0 1 1 | 0 0 0 1 0 0 0 1 | = 17 ✕ |
| 9 + 3 | 1 0 0 1 | 0 0 1 1 | = 12 | 0 | 1 1 0 0 | 0 0 0 1 0 0 1 0 | = 18 ✕ |
| 9 + 4 | 1 0 0 1 | 0 1 0 0 | = 13 | 0 | 1 1 0 1 | 0 0 0 1 0 0 1 1 | = 19 ✕ |
| 9 + 5 | 1 0 0 1 | 0 1 0 1 | = 14 | 0 | 1 1 1 0 | 0 0 0 1 0 1 0 0 | = 20 ✕ |
| 9 + 6 | 1 0 0 1 | 0 1 1 0 | = 15 | 0 | 1 1 1 1 | 0 0 0 1 0 1 0 1 | = 21 ✕ |
| 9 + 7 | 1 0 0 1 | 0 1 1 1 | = 16 | 1 | 0 0 0 0 | 0 0 0 1 0 1 1 0 | = 22 ✕ |
| 9 + 8 | 1 0 0 1 | 1 0 0 0 | = 17 | 1 | 0 0 0 1 | 0 0 0 1 0 1 1 1 | = 23 ✕ |
| 9 + 9 | 1 0 0 1 | 1 0 0 1 | = 18 | 1 | 0 0 1 0 | 0 0 0 1 1 0 0 0 | = 24 ✕ |
| | | | | | | | |

+ 6

BCD ADDER

- Correct Binary Adder's Output (+6)
 - If the result is between 'A' and 'F'
 - If $Cy = 1$


| $S_3 S_2 S_1 S_0$ | Err |
|-------------------|-------|
| 0 0 0 0 | 0 |
| 1 0 0 0 | 0 |
| 1 0 0 1 | 0 |
| 1 0 1 0 | 1 |
| 1 0 1 1 | 1 |
| 1 1 0 0 | 1 |
| 1 1 0 1 | 1 |
| 1 1 1 0 | 1 |
| 1 1 1 1 | 1 |



$$Err = S_3 S_2 + S_3 S_1$$



BCD ADDER



BINARY MULTIPLIER

| | | | |
|-------|-------|-----------|-----------|
| | | B_1 | B_0 |
| | A_1 | $A_1 B_1$ | $A_1 B_0$ |
| | A_0 | $A_0 B_1$ | $A_0 B_0$ |
| C_3 | C_2 | C_1 | C_0 |




Fig. 4-15 2-Bit by 2-Bit Binary Multiplier

BINARY MULTIPLIER




Fig. 4-16 4-Bit by 3-Bit Binary Multiplier

MAGNITUDE COMPARATOR

- Compare 4-bit number to 4-bit number

- 3 Outputs: $<$, $=$, $>$
- Expandable to more number of bits

$$x_3 = \bar{A}_3 \bar{B}_3 + A_3 B_3$$

$$x_2 = \bar{A}_2 \bar{B}_2 + A_2 B_2$$


$$x_1 = \bar{A}_1 \bar{B}_1 + A_1 B_1$$

$$x_0 = \bar{A}_0 \bar{B}_0 + A_0 B_0$$


$$(A = B) = x_3 x_2 x_1 x_0$$

$$(A > B) = A_3 \bar{B}_3 + x_3 A_2 \bar{B}_2 + x_3 x_2 A_1 \bar{B}_1 + x_3 x_2 x_1 A_0 \bar{B}_0$$

$$(A < B) = \bar{A}_3 B_3 + x_3 \bar{A}_2 B_2 + x_3 x_2 \bar{A}_1 B_1 + x_3 x_2 x_1 \bar{A}_0 B_0$$



MAGNITUDE COMPARATOR




DECODERS

- A decoder is a combinational circuit that converts binary information from n input lines to an 2^n unique output lines.
- 1-to-2-Line Decoder

| A | D ₀ | D ₁ |
|---|----------------|----------------|
| 0 | 1 | 0 |
| 1 | 0 | 1 |

(a)




(b)



DECODERS


- Extract “*Information*” from the code
- Binary Decoder
 - Example: 2-bit Binary Number

Only *one* lamp will turn on




DECODERS

2-to-4 Line Decoder



| I_1 | I_0 | Y_3 | Y_2 | Y_1 | Y_0 |
|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 |



$$Y_3 = I_1 I_0$$

$$Y_2 = I_1 \bar{I}_0$$



$$Y_1 = \bar{I}_1 I_0$$

$$Y_0 = \bar{I}_1 \bar{I}_0$$




DECODERS

3-to-8 Line Decoder




DECODERS

○ “Enable” Control



| E | I_1 | I_0 | Y_3 | Y_2 | Y_1 | Y_0 |
|-----|-------|-------|-------|-------|-------|-------|
| 0 | x | x | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 |





DECODERS


- Active-High / Active-Low

| I_1 | I_0 | Y_3 | Y_2 | Y_1 | Y_0 |
|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 |

| I_1 | I_0 | Y_3 | Y_2 | Y_1 | Y_0 |
|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 1 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 |



DECODERS



(a) Logic diagram

| <i>E</i> | <i>A</i> | <i>B</i> | <i>D</i> ₀ | <i>D</i> ₁ | <i>D</i> ₂ | <i>D</i> ₃ |
|----------|----------|----------|-----------------------|-----------------------|-----------------------|-----------------------|
| 1 | <i>X</i> | <i>X</i> | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 |

(b) Truth table


Fig. 4-19 2-to-4-Line Decoder with Enable Input



DECODERS

Expansion

| I_2 | I_1 | I_0 | Y_7 | Y_6 | Y_5 | Y_4 | Y_3 | Y_2 | Y_1 | Y_0 |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |




IMPLEMENTATION USING DECODERS

- Each output is a minterm
- All minterms are produced
- Sum the required minterms

Example: **Full Adder**

$$S(x, y, z) = \sum(1, 2, 4, 7)$$

$$C(x, y, z) = \sum(3, 5, 6, 7)$$



ENCODERS

- Does reverse operation to decoder
- An encoder has 2^n (or fewer) input lines and n output lines
- Constraint – only one input is active at a time



ENCODERS



Octal-to-Binary Encoder (8-to-3)

| I_7 | I_6 | I_5 | I_4 | I_3 | I_2 | I_1 | I_0 | Y_2 | Y_1 | Y_0 |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |

$$Y_2 = I_7 + I_6 + I_5 + I_4$$

$$Y_1 = I_7 + I_6 + I_3 + I_2$$

$$Y_0 = I_7 + I_5 + I_3 + I_1$$



PRIORITY ENCODERS

- Encoder with priority function
 - Multiple inputs may be true simultaneously
 - Higher priority input gets the precedence



PRIORITY ENCODERS



4-Input Priority Encoder

| I_3 | I_2 | I_1 | I_0 | Y_1 | Y_0 | V |
|-------|-------|-------|-------|-------|-------|-----|
| 0 | 0 | 0 | 0 | x | x | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | x | 0 | 1 | 1 |
| 0 | 1 | x | x | 1 | 0 | 1 |
| 1 | x | x | x | 1 | 1 | 1 |

$$Y_1 = I_3 + I_2$$


$$Y_0 = I_3 + \bar{I}_2 I_1$$

$$V = I_3 + I_2 + I_1 + I_0$$




MULTIPLEXERS

- A multiplexer is a combinational circuit that selects one of many input lines (2^n) and directs it to its single output line.
- There are n selection lines whose bit combinations determine which input is selected.



(a) Logic diagram





(b) Block diagram

Fig. 4-24 2-to-1-Line Multiplexer

MULTIPLEXERS

○ 4-to-1 MUX





| S_1 | S_0 | Y |
|-------|-------|-------|
| 0 | 0 | I_0 |
| 0 | 1 | I_1 |
| 1 | 0 | I_2 |
| 1 | 1 | I_3 |




MULTIPLEXERS

○ Quad 2-to-1 MUX



IMPLEMENTATION USING MULTIPLEXERS


- Example $F(x, y) = \sum(0, 1, 3)$



IMPLEMENTATION USING MULTIPLEXERS

- Example $F(x, y, z) = \sum(1, 2, 6, 7)$

| x | y | z | F |
|-----|-----|-----|-----|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |




IMPLEMENTATION USING MULTIPLEXERS

○ $F(x, y, z) = \sum(1, 2, 6, 7)$

| x | y | z | F |
|-----|-----|-----|-----|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |


$\left. \begin{array}{l} F = z \\ F = \bar{z} \end{array} \right\}$
 $\left. \begin{array}{l} F = 0 \\ F = 1 \end{array} \right\}$



IMPLEMENTATION USING MULTIPLEXERS

○ $F(A, B, C, D) = \sum(1, 3, 4, 11, 12, 13, 14, 15)$

| A | B | C | D | F | |
|---|---|---|---|---|-----------------|
| 0 | 0 | 0 | 0 | 0 | } $F = D$ |
| 0 | 0 | 0 | 1 | 1 | |
| 0 | 0 | 1 | 0 | 0 | } $F = D$ |
| 0 | 0 | 1 | 1 | 1 | |
| 0 | 1 | 0 | 0 | 1 | } $F = \bar{D}$ |
| 0 | 1 | 0 | 1 | 0 | |
| 0 | 1 | 1 | 0 | 0 | } $F = 0$ |
| 0 | 1 | 1 | 1 | 0 | |
| 1 | 0 | 0 | 0 | 0 | } $F = 0$ |
| 1 | 0 | 0 | 1 | 0 | |
| 1 | 0 | 1 | 0 | 0 | } $F = D$ |
| 1 | 0 | 1 | 1 | 1 | |
| 1 | 1 | 0 | 0 | 1 | } $F = 1$ |
| 1 | 1 | 0 | 1 | 1 | |
| 1 | 1 | 1 | 0 | 1 | } $F = 1$ |
| 1 | 1 | 1 | 1 | 1 | |



IMPLEMENTATION USING MULTIPLEXERS


○ Steps:

- Complete the truth table from the SOP.
- The first $n - 1$ variables in the table are applied to the selection inputs of the multiplexer.
- For each combination of the selection variables, we evaluate the output as a function of the last variable.
- Apply these values to the data input in proper order.



MULTIPLEXER EXPANSION

8-TO-1 MUX USING DUAL 4-TO-1 MUX





DEMULTIPLEXERS

- A decoder with enable input can function as a demultiplexer – a circuit receives information from a single line and directs it to one of 2^n possible output lines.



DEMULTIPLEXERS / DECODERS




| E | I_1 | I_0 | Y_3 | Y_2 | Y_1 | Y_0 |
|-----|-------|-------|-------|-------|-------|-------|
| 0 | x | x | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 |




DEMULTIPLEXERS

| E | I_1 | I_0 | Y_3 | Y_2 | Y_1 | Y_0 |
|-----|-------|-------|-------|-------|-------|-------|
| 0 | x | x | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 |





THREE-STATE GATES

- Tri-State Buffer




| <i>C</i> | <i>A</i> | <i>Y</i> |
|----------|----------|----------|
| 0 | x | Hi-Z |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

- Tri-State Inverter




THREE-STATE GATES

2-TO-1-LINE MUX




THREE-STATE GATES

4-TO-1-LINE MUX



PRACTICE

- Using a decoder and external gates, design the combinational circuit defined by the following three boolean functions:
- $F_1 = x'y'z' + xz = \sum (0, 5, 7)$
- $F_2 = xy'z' + x'y = \sum (2, 3, 4)$
- $F_3 = x'y'z + xy = \sum (1, 6, 7)$



PRACTICE

- A combinational circuit is specified by the following three boolean functions:

$$F_1(A, B, C) = \sum (2, 4, 7)$$

$$F_2(A, B, C) = \sum (0, 3)$$

$$F_3(A, B, C) = \sum (0, 2, 3, 4, 7)$$

- Implement the circuit with a decoder constructed with NAND gates.




PRACTICE

- Implement the following Boolean function with a 4 X 1 multiplexer and external gates.

$$F(A, B, C, D) = \sum (1, 3, 4, 11, 12, 13, 14, 15)$$


| Inputs ABCD | F |
|----------------|----------------|
| 0000 | 0 |
| 0001 | 1 $AB = 00$ |
| 0010 | 0 $F = D$ |
| 0011 | 1 |
| 0100 | 1 $AB = 01$ |
| 0101 | 0 $F = C'D'$ |
| 0110 | 0 $= (C + D)'$ |
| 0111 | 0 |
| 1000 | 0 |
| 1001 | 0 $AB = 10$ |
| 1010 | 0 $F = CD$ |
| 1011 | 1 |
| 1100 | 1 $AB = 11$ |
| 1101 | 1 $F = 1$ |
| 1110 | 1 |
| 1111 | 1 |



PRACTICE


- Implement the following Boolean function with a 4 X 1 multiplexer and external gates.

$$F(A, B, C, D) = \sum (1, 2, 4, 7, 8, 9, 10, 11, 13, 15)$$




PRACTICE

- Construct a 16 X 1 multiplexer with two 8 X 1 and one 2 X 1 multiplexers. Use block diagrams




PRACTICE

- Using four half-adders design a 4-bit combinational circuit incrementer (a circuit that adds 1 to a 4-bit binary number)




PRACTICE

- Using a half-adder and three full-adders design a 4-bit combinational circuit decrementer (a circuit that subtracts 1 from a 4-bit binary number)



PRACTICE

- Design a combinational circuit that compares two 4-bit numbers to check if they are equal. The circuit output is equal to 1 if two numbers are equal and 0 otherwise.



$$x = (A_0 \oplus B_0)'(A_1 \oplus B_1)'(A_2 \oplus B_2)'(A_3 \oplus B_3)'$$

