

CSE 205: DIGITAL LOGIC DESIGN

Dr. Tanzima Hashem
Associate Professor
CSE, BUET

SEQUENTIAL CIRCUITS

- Consist of a combinational circuit to which storage elements are connected to form a feedback path
- Specified by **a time sequence of inputs, outputs and internal states**




Fig. 5-1 Block Diagram of Sequential Circuit

SYNCHRONOUS SEQUENTIAL CIRCUIT

- Synchronous sequential circuits
 - Synchronized by a **periodic train** of clock pulses
 - Much easier to design (preferred design style)





Fig. 5-1 Block Diagram of Sequential Circuit

ASYNCHRONOUS SEQUENTIAL CIRCUIT


- Inputs / Outputs
- Delay elements:
 - Only a short term memory
 - May not really exist due to original gate delay
- Secondary variable:
 - Current state (small y)
- Excitation variable:
 - Next state (big Y)
 - Have some delay in response to input changes



Block diagram of an asynchronous sequential circuit

ASYNCHRONOUS SEQUENTIAL CIRCUIT

- Internal states can change at **any instant of time** when there is a change in the input variables
- **No clock signal is required**
- Have better performance but hard to design due to timing problems



Block diagram of an asynchronous sequential circuit

WHY ASYNCHRONOUS CIRCUITS?

- Used when speed of operation is important
 - Response quickly without waiting for a clock pulse
- Used in small independent systems
 - Only a few components are required
- Used when the input signals may change independently of internal clock
 - Asynchronous in nature
- Used in the communication between two units that have their own independent clocks
 - Must be done in an asynchronous fashion



OPERATIONAL MODE

- Steady-state condition:
 - Current states and next states are the same
 - Difference between Y and y will cause a transition
- Fundamental mode:
 - No simultaneous changes of two or more variables
 - The time between two input changes must be longer than the time it takes the circuit to a stable state
 - The input signals change one at a time and only when the circuit is in a stable condition



ANALYSIS PROCEDURE


TRANSITION TABLE

- Transition table is useful to analyze an asynchronous circuit from the circuit diagram
- Procedure to obtain transition table:
 1. Determine all feedback loops in the circuits
 2. Mark the input (y_i) and output (Y_i) of each feedback loop
 3. Derive the Boolean functions of all Y 's
 4. Plot each Y function in a map and combine all maps into one table
 5. Circle those values of Y in each square that are equal to the value of y in the same row



AN EXAMPLE OF TRANSITION TABLE

Fig. 9.2
Example of an
asynchronous
sequential circuit



- The excitation variables: Y_1 and Y_2
- $Y_1 = xy_1 + x'y_2$
- $Y_2 = xy_1' + x'y_2$

AN EXAMPLE OF TRANSITION TABLE

- Maps and transition table

Fig. 9.3
Maps and
transition table
for the circuit of
Fig. 9.2

y_1y_2	0	1
00	0	0
01	1	0
11	1	1
10	0	1

(a) Map for
 $Y_1 = xy_1 + x'y_2$

y_1y_2	0	1
00	0	1
01	1	1
11	1	0
10	0	0

(b) Map for
 $Y_2 = xy'_1 + x'y_2$

y_1y_2	0	1
00	00	01
01	11	01
11	11	10
10	00	10

(c) Transition table

- y variables for the rows
- External variable for the columns
- Circle the stable states
 - $Y = y$



STATE TABLE

- When input x changes from 0 to 1 while $y=00$:
 - Y changes to 01 → unstable
 - y becomes 01 after a short delay → stable at the second row

Diagram showing state transitions:

		x
y_1y_2	0	00
	1	01

Transition table:

y_1y_2	Present State	Next State			
		$X=0$		$X=1$	
		$y_1y_2x = 000$	011	110	101
00	00	01	10		
01	11	01	10		
11	11	10	00		
10	00	10	01		

(c) Transition table

Annotations on the right:

- $y_1y_2x :$ total state
- 4 stable total states: 000, 011, 110, 101

FLOW TABLE

- Similar to a transition table except the states are represented by **letter symbols**
- Can also include the output values
- Suitable to obtain the logic diagram from it
- Primitive flow table:
 - **only one stable state** in each row

Equivalent to 9-3(c) if
 $a=00$, $b=01$, $c=11$, $d=10$

Fig. 9.4
Example of flow tables

	x	0	1
y	a	(a)	b
	b	c	(b)
	c	(c)	d
d	a		(d)

(a) Four states with
one input

	x_1x_2	00	01	11	10
a	(a), 0	(a), 0	(a), 0	b, 0	
b	a, 0	a, 0	(b), 1	(b), 0	

(b) Two states with two
inputs and one output

FLOW TABLE TO CIRCUITS

- Procedure to obtain circuits from flow table:
 - Assign to each state a distinct binary value
(convert to a transition table)
 - Obtain circuits from the map
- Two difficulties:
 - The binary state assignment (to avoid race)
 - The output assigned to the unstable states




FLOW TABLE TO CIRCUITS

y	x_1x_2	00	01	11	10
0	0	0	0	0	1
1	0	0	1	1	0

(a) Transition table
 $Y = x_1x'_2 + x_1y$

y	x_1x_2	00	01	11	10
0	0	0	0	0	0
1	0	0	1	0	0

(b) Map for output



(c) Logic diagram


Fig. 9.5
Derivation of a circuit
specified by the flow
table of Fig. 9.4(b)

RACE CONDITIONS

- Race condition:
 - **two or more binary state variables** will change value when one input variable changes
 - Cannot predict state sequence if unequal delay is encountered
 - $00 \rightarrow 11$
 - $00 \rightarrow 10 \rightarrow 11$ or $00 \rightarrow 01 \rightarrow 11$
- Non-critical race:
 - The final stable state **does not** depend on the change order of state variables
- Critical race:
 - The change order of state variables will result in **different stable states**
 - Should be avoided !!




NONCRITICAL RACE: EXAMPLES



(a) Possible transitions:


$$\begin{array}{c} 00 \rightarrow 11 \\ 00 \rightarrow 01 \rightarrow 11 \\ 00 \rightarrow 10 \rightarrow 11 \end{array}$$



(b) Possible transitions:


$$\begin{array}{c} 00 \rightarrow 11 \rightarrow 01 \\ 00 \rightarrow 01 \\ 00 \rightarrow 10 \rightarrow 11 \rightarrow 01 \end{array}$$

CRITICAL RACE: EXAMPLES



(a) Possible transitions:

$$\begin{aligned} 00 &\longrightarrow 11 \\ 00 &\longrightarrow 01 \\ 00 &\longrightarrow 10 \end{aligned}$$



(b) Possible transitions:

$$\begin{aligned} 00 &\longrightarrow 11 \\ 00 &\longrightarrow 01 \longrightarrow 11 \\ 00 &\longrightarrow 10 \end{aligned}$$


RACE CONDITIONS

- Race can be avoided by proper state assignment
 - Direct the circuit through intermediate unstable states with a unique state-variable change
 - It is said to have a **cycle**
- Must ensure that a cycle will terminate with a stable state
 - Otherwise, the circuit will keep going in unstable states




CYCLES


- A cycle
 - a unique sequence of unstable states



(a) State transition:
 $00 \rightarrow 01 \rightarrow 11 \rightarrow 10$



(b) State transition:
 $00 \rightarrow 01 \rightarrow 11 \rightarrow 10$



(c) Unstable
 $\rightarrow 01 \rightarrow 11 \rightarrow 10$

Fig: Examples of cycles


STABILITY CHECK

- Asynchronous sequential circuits may oscillate between unstable states due to the feedback
 - Must check for stability to ensure proper operations
- Can be easily checked from the transition table
 - Any column has no stable states → unstable



EXAMPLE OF AN UNSTABLE CIRCUIT

- When $x_1x_2=11$ in Fig. 9-9(b), Y and y are never the same
- a square waveform generator?



(a) Logic diagram

y	x_1x_2	00	01	11	10
0	0	1	1	0	0
1	0	1	0	0	0

(b) Transition table


Fig. 9.9: Example of an unstable circuit

CIRCUITS WITH LATCHES

- The traditional configuration of asynchronous circuits is using one or more feedback loops
 - No real delay elements
- It is more convenient to employ the SR latch as a memory element in asynchronous circuits
 - Produce an orderly pattern in the logic diagram with the memory elements clearly visible
- SR latch is also an asynchronous circuit
 - Will be analyzed first using the method for asynchronous circuits




SR LATCH WITH NOR GATES



(a) Cross-coupled circuit

S	R	Q	Q'
1	0	1	0
0	0	1	0
0	1	0	1
0	0	0	1
1	1	0	0

(b) Truth table



(c) Circuit showing feedback

		SR	00	01	11	10
		y	0	0	0	1
0	0	0	0	0	1	
	1	1	0	0	1	
		1	0	0	0	1

$$Y = SR' + R'y$$
$$Y = S + R'y \text{ when } SR = 0$$

(d) Transition table


Fig. 9.10: SR latch with NOR gates

SR LATCH WITH NOR GATES


- $Y = ((S+y)' + R)' = (S+y)R' = SR' + R'y$
- An unpredictable result when $SR: 11 \rightarrow 00$
- $SR = 0$ in operation
- $Y = S + R'y$ when $SR = 0$



SR LATCH WITH NAND GATES



(a) Cross-coupled circuit



(c) Circuit showing feedback

S	R	Q	Q'
1	0	0	1
1	1	0	1
0	1	1	0
1	1	1	0
0	0	1	1

(b) Truth table

y SR	00		01		11		10	
	0	1	0	1	0	1	0	1
0	1	1	0	1	0	1	0	1
1	1	1	1	1	1	0	0	0

(d) Transition table

Fig. 9.11: SR latch with NAND gates

SR LATCH WITH NAND GATES

- Two cross-coupled NAND gate
 - $S'R' = 0$
 - $Y = (S(Ry)')' = S' + Ry$
 - $S'R'$ latch



ANALYSIS PROCEDURE

- Procedure to analyze an asynchronous sequential circuits with SR latches:
 1. Label each latch output with Y_i and its external feedback path (if any) with y_i
 2. Derive the Boolean functions for each S_i and R_i
 3. Check whether $SR=0$ (NOR latch) or $S'R'=0$ (NAND latch) is satisfied
 4. Evaluate $Y=S+R'y$ (NOR latch) or $Y=S'+Ry$ (NAND latch)
 5. Construct the transition table for $Y=Y_1Y_2\dots Y_k$
 6. Circle all stable states where $Y=y$



ANALYSIS EXAMPLE




Fig. 9.12: Examples of a circuit with *SR* latch

ANALYSIS EXAMPLE

- Label each latch output with Y_i and its external feedback path with y_i
- Derive the Boolean functions for the S_i and R_i
 - $S_1 = x_1 y_2$
 - $R_1 = x'_1 x'_2$
 - $S_2 = x_1 x_2$
 - $R_2 = x'_2 y_1$
- Check whether $SR=0$ for each NOR latch or whether $S'R'=0$ for each NAND latch
 - $S_1 R_1 = x_1 y_2 x'_1 x'_2 = 0$
 - $S_2 R_2 = x_1 x_2 x'_2 y_1 = 0$



ANALYSIS EXAMPLE

- Evaluate $Y = S + R'y$ for each NOR latch or $Y = S' + Ry$ for each NAND latch
 - $Y_1 = x_1y_2 + (x_1+x_2)y_1 = x_1y_2 + x_1y_1 + x_2y_1$
 - $Y_2 = x_1x_2 + (x_2+y'_1)y_2 = x_1x_2 + x_2y_2 + y'_1y_2$
- Construct the state transition table
- Circle all stable states



ANALYSIS EXAMPLE

- Race example:
 - Let initial state is $y_1y_2x_1x_2=1101$
 - input x_2 is changed to 0 if Y_1 change to 0 before Y_2 then $y_1y_2x_1x_2=0100$ instead of 0000

y_1y_2	x_1x_2	00	01	11	10
00	00	00	01	00	
01	01	01	11	11	
11	00	11	11	10	
10	00	10	11	10	

Fig. 9.13
Transition table for the circuit of Fig. 9.

LATCH EXCITATION TABLE

- For SR latch:

y	Y	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	Ø

(b) Latch excitation table

IMPLEMENTATION PROCEDURE

- Procedure to implement an asynchronous sequential circuits with SR latches:
 1. Given a transition table that specifies the excitation function $Y = Y_1 Y_2 \dots Y_k$, derive a pair of maps for each S_i and R_i using the latch excitation table
 2. Derive the Boolean functions for each S_i and R_i (do not make S_i and R_i equal to 1 in the same minterm square)
 3. Draw the logic diagram using k latches together with the gates required to generate the S and R (for NAND latch, use the complemented values in step 2)

IMPLEMENTATION EXAMPLE

- Determine the Boolean functions for the S and R inputs of each latch
- Given a transition table
- From maps: the simplified Boolean functions are

$$S = x_1 x'_2 \quad \text{and} \quad R = x'_1 \quad \xrightarrow{\text{NOR}} \text{NOR latch}$$

$$S = (x_1 x'_2)' \quad \text{and} \quad R = x_1 \quad \xrightarrow{\text{NAND}} \text{NAND latch}$$

Fig. 9.14
Derivation of a
latch circuit from a
transition table

y	x_1x_2	00	01	11	10
0		0	0	0	1
1		0	0	1	1

(a) Transition table

$$Y = x_1x'_2 + x_1y$$

y	x_1x_2	00	01	11	10
0		0	0	0	1
1		0	0	X	X


(c) Map for $S = x_1x'_2$

y	Y	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0


(b) Latch excitation table

y	x_1x_2	00	01	11	10
0		X	X	X	0
1		1	1	0	0

(d) Map for $R = x'_1$



(e) Circuit with NOR latch



(f) Circuit with NAND latch

DEBOUNCE CIRCUIT

- Mechanical switches are often used to generate binary signals to a digital circuit
 - It may vibrate or bounce several times before going to a final rest
 - Cause the signal to oscillate between 1 and 0



DEBOUNCE CIRCUIT

- A debounce circuit can remove the series of pulses from a contact bounce and produce a single smooth transition
 - Position A ($SR=01$) \rightarrow bouncing ($SR=11$) \rightarrow Position B ($SR=10$)
 - $Q = 1$ (set) \rightarrow $Q = 1$ (no change) \rightarrow $Q = 0$ (reset)




Fig. 9.15: Debounce circuit

DESIGN PROCEDURE

- Design specifications
 - (i) Obtain a primitive table from specifications
 - (ii) Reduce flow table by merging rows in the primitive flow table
 - (iii) Assign binary state variables to each row of reduced table
 - (iv) Assign output values to dashes associated with unstable states to obtain the output map
 - (v) Simplify Boolean functions for excitation and output variables;
 - (vi) Draw the logic diagram



DESIGN PROCEDURE: EXAMPLE

- Design specifications
 - a gated latch
 - two inputs, G (gate) and D (data)
 - one output, Q
 - $G = 1$: Q follows D
 - $G = 0$: Q remains unchanged
- Assume fundamental mode operation – only one input changes at a time.



DESIGN PROCEDURE: EXAMPLE

- Form a table with all possible total states

Table 9.2

Gated-Latch Total States

State	Inputs		Output	Comments
	D	G		
<i>a</i>	0	1	0	$D = Q$ because $G = 1$
<i>b</i>	1	1	1	$D = Q$ because $G = 1$
<i>c</i>	0	0	0	After state <i>a</i> or <i>d</i>
<i>d</i>	1	0	0	After state <i>c</i>
<i>e</i>	1	0	1	After state <i>b</i> or <i>f</i>
<i>f</i>	0	0	1	After state <i>e</i>

PRIMITIVE FLOW TABLE

- Obtain the flow table by listing all possible states
 - Dash marks are given when both inputs change simultaneously
 - Outputs of unstable states are don't care

		Inputs DG			
		00	01	11	10
		a	b	c	d
States		c, -	a, 0	b, -	-, -
a		-, -	a, -	b, 1	e, -
b		c, 0	a, -	-, -	d, -
c		c, -	-, -	b, -	d, 0
d		f, -	-, -	b, -	e, 1
e		f, 1	a, -	-, -	e, -
f					

Fig. 9.16
Primitive flow table

REDUCE THE FLOW TABLE

- Reduction of the primitive flow table
 - two or more rows in the primitive flow table can be merged if there are non-conflicting states and outputs in each of the columns



REDUCE THE FLOW TABLE

	DG			
	00	01	11	10
a	c, -	a, 0	b, -	-, -
c	c, 0	a, -	-, -	d, -
d	c, -	-, -	b, -	d, 0

	DG			
	00	01	11	10
b	-, -	a, -	b, 1	e, -
e	f, -	-, -	b, -	e, 1
f	f, 1	a, -	-, -	e, -

(a) States that are candidates for merging

	DG			
	00	01	11	10
a, c, d	c, 0	a, 0	b, -	d, 0
b, e, f	f, 1	a, -	b, 1	e, 1

	DG			
	00	01	11	10
a	a, 0	a, 0	b, -	a, 0
b	b, 1	a, -	b, 1	b, 1

(b) Reduced table (two alternatives)

Fig. 9.17: Reduction of the primitive flow table

TRANSITION TABLE AND OUTPUT MAP

		DG			
		00	01	11	10
y	0	0	0	1	0
	1	1	0	1	1

(a) $Y = DG + G'y$

		DG			
		00	01	11	10
y	0	0	0	1	0
	1	1	0	1	1

(b) $Q = Y$

Fig. 9.18: Transition table and output map for gated latch

- Assign a binary value to each state to generate the transition table
 - $a=0, b=1$ in this example

LOGIC DIAGRAM

- Directly use the simplified Boolean function for the excitation variable Y
 - An asynchronous circuit without latch is produced




Fig. 9.19
Gated-latch logic diagram

DESIGN WITH *SR* LATCHES

- We can also implement asynchronous circuits using latches at the outputs.
- Given the map for each excitation variable Y , derive necessary equations for S and R of a latch to produce Y .
- Derive Boolean equations for S and R .



DESIGN WITH SR LATCHES


	DG			
y	00	01	11	10
0	0	0	1	0
1	X	0	X	X

(a) $S = DG$

	DG			
y	00	01	11	10
0	X	X	0	X
1	0	1	0	0

$R = D'G$

(a) Maps for S and R



(b) Logic diagram

Fig. 9.20
Circuit with SR latch

OUTPUTS FOR UNSTABLE STATES

- Objective: no momentary false outputs occur when the circuit switches between stable states
- If the output value is not changed, the intermediate unstable state must have the same output value
 - $0 \rightarrow 1$ (unstable) $\rightarrow 0$ (X)
- If the output value changed, the intermediate outputs are don't care
- It makes no difference when the output change occurs

a	$(a), 0$	$b, -$
b	$c, -$	$(b), 0$
c	$(c), 1$	$d, -$
d	$a, -$	$(d), 1$

(a) Flow table

0	0
X	0
1	1
X	1

(b) Output assignment



DESIGN PROCEDURE

- Summary
 - a primitive flow table
 - state reduction
 - state assignment
 - output assignment
 - Simplify the Boolean functions of the excitation and output variables and draw the logic diagram



REDUCTION OF STATE AND FLOW TABLE

- State reduction procedure is similar in both sync. & async. sequential circuits
- For completely specified state tables:
 - use implication table
- For incompletely specified state tables:
 - use compatible pairs states



REDUCTION OF STATE AND FLOW TABLE

- Two states are equivalent if they have the **same output** and go to the **same (equivalent) next states for each** possible input
- Example:
 - (a,b) are equivalent if (c,d) are equivalent
 - (a,b) imply (c,d)
 - (c,d) imply (a,b)

Table 9.3
State Table to Demonstrate Equivalent States

Present State	Next State		Output	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
a	c	b	0	1
b	d	a	0	1
c	a	d	1	0
d	b	d	1	0

STATE REDUCTION:IMPLICATION TABLE

<i>b</i>	<i>d , e ✓</i>		
<i>c</i>	✗		
<i>d</i>	✗		
<i>e</i>	✗	✗	✗
<i>f</i>	<i>c , d</i> ✗ <i>a , b</i>	✗	✗
<i>g</i>	✗	✗	✗
<i>a</i>			
<i>b</i>			
<i>c</i>			
<i>d</i>			
<i>e</i>			
<i>f</i>			

Present State	Next State		Output	
	x = 0	x = 1	x = 0	x = 1
<i>a</i>	<i>d</i>	6	0	0
<i>b</i>	<i>e</i>	<i>a</i>	0	0
<i>c</i>	<i>g</i>	<i>f</i>	0	1
<i>d</i>	<i>a</i>	<i>d</i>	1	0
<i>e</i>	<i>a</i>	<i>d</i>	1	0
<i>f</i>	<i>c</i>	<i>b</i>	0	0
<i>g</i>	<i>a</i>	<i>e</i>	1	0

STATE REDUCTION: IMPLICATION TABLE

- Finally, all the squares that have no crosses are recorded with check marks. The equivalent states are: (a, b) , (d, e) , (d, g) , (e, g) .
- We now combine pairs of states into larger groups of equivalent states. The last three pairs can be combined into a set of three equivalent states (d, e, g) because each one of the states in the group is equivalent to the other two.



STATE REDUCTION: IMPLICATION TABLE

- The final partition of these states consists of the equivalent states found from the implication table, together with all the remaining states in the state table that are not equivalent to any other state: (a, b) (c) (d, e, g) (f)

Table 9.5
Reduced State Table

Present State	Next State		Output	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
a	d	a	0	0
c	d	f	0	1
d	a	d	1	0
f	c	a	0	0



MERGING OF THE FLOW TABLE

- The state table may be incompletely specified
 - Some next states and outputs are don't care
- Primitive flow tables are always incompletely specified
 - Several synchronous circuits also have this property
- Incompletely specified states are not “equivalent”
 - Instead, we are going to find “**compatible**” states
 - Two states are compatible if they have the **same output** and **compatible next states whenever specified**
- Three procedural steps:
 - Determine all compatible pairs
 - Find the maximal compatibles
 - Find a minimal closed collection of compatibles



COMPATIBLE PAIRS

- Compatible pairs

(a,b) (a,c) (a,d) (b,e) (b,f) (c,d) (e,f)

	00	01	11	10
a	c, -	\textcircled{a} , 0	b, -	- , -
b	- , -	a, -	\textcircled{b} , 1	e, -
c	\textcircled{c} , 0	a, -	- , -	d, -
d	c, -	- , -	b, -	\textcircled{d} , 0
e	f, -	- , -	b, -	\textcircled{e} , 1
f	\textcircled{f} , 1	a, -	- , -	e, -

(a) Primitive flow table

	a	b	c	d	e
b		✓			
c		✓	d, e ×		
d	✓	d, e ×		✓	
e	c, f ×		✓	d, e × c, f ×	×
f	\textcircled{f} , 1	a, -	- , -	d, e × c, f ×	✓

(b) Implication table


MAXIMAL COMPATIBLES

- A group of compatibles that contains all the possible combinations of compatible states
 - Obtained from a merger diagram
 - A line in the diagram represents that two states are compatible
- n -state compatible → n -sided fully connected polygon
 - All its diagonals connected
- Not all maximal compatibles are necessary




MAXIMAL COMPATIBLES

- an isolated dot: a state that is not compatible to any other state
- a line: a compatible pair
- a triangle: a compatible with three states
- an n-state compatible: an n-sided polygon with all its diagonals connected



(a) Maximal compatible:
 (a, b) (a, c, d) (b, e, f)




(b) Maximal compatible:
 (a, b, e, f) (b, c, h) (c, d) (g)

Fig. 9.24
Merger diagram

CLOSED COVERING CONDITION


- The set of chosen compatibles must cover all the states and must be closed
- The closure condition is satisfied if
 - no implied states or the implied states are included within the set
- Ex: if remove (a,b) in the right
 - (a,c,d) (b,e,f) are left in the set
 - All six states are still included
 - No implied states according to its implication table



CLOSED COVERING CONDITION

<i>b</i>	<i>b, c ✓</i>		
<i>c</i>	✗	<i>d, e ✓</i>	
<i>d</i>	<i>b, c ✓</i>	✗	<i>a, d ✓</i>
<i>e</i>	✗	✗	✓
<i>a</i>			<i>b, c ✓</i>
<i>b</i>			
<i>c</i>			
<i>d</i>			

(a) Implication table



(b) Merger diagram

Compatibles	<i>(a, b)</i>	<i>(a, d)</i>	<i>(b, c)</i>	<i>(c, d, e)</i>
Implied states	<i>(b, c)</i>	<i>(b, c)</i>	<i>(d, e)</i>	<i>(a, d,)</i> <i>(b, c,)</i>

(c) Closure table

* $(a, b) (c, d, e) \rightarrow (X)$
implied (b, c) is not included in the set

*better choice:
 $(a, d) (b, c) (c, d, e)$
 all implied states
 are included

RACE-FREE STATE ASSIGNMENT

- Objective: choose a proper binary state assignment to **prevent critical races**
- Only one variable can change at any given time when a state transition occurs
- States between which transitions occur will be given **adjacent assignments**
 - Two binary values are said to be adjacent if they differ in only one variable
- To ensure that a transition table has no critical races, every possible state transition should be checked
 - A tedious work when the flow table is large
 - Only 3-row and 4-row examples are demonstrated




3-ROW FLOW TABLE EXAMPLE

- Three states require two binary variables
- Outputs are omitted for simplicity
- Adjacent info. are represented by a transition diagram
- a and c are still not adjacent in such an assignment!!
 - Impossible to make all states adjacent if only 3 states are used

		$x_1 \ x_2$	
		00	01
a	00	a	b
	01	c	a
b	00	a	b
b	01	b	b
c	00	a	c
c	01	c	c
c	10	a	c

(a) Flow table




(b) Transition diagram

3-ROW FLOW TABLE EXAMPLE

- A race-free assignment can be obtained if we add an extra row to the flow table
 - Only provide a race-free transition between the stable states
- The transition from a to c must now go through d
 - $00 \rightarrow 10 \rightarrow 11$ (no race condition)

	x_1x_2			
	00	01	11	10
a	(a)	b	d	(a)
b	a	(b)	(b)	c
c	d	(c)	(c)	(c)
d	a	-	c	-




	x_1x_2			
	00	01	11	10
a = 00	(00)	01	10	(00)
b = 01	00	(01)	(01)	11
c = 11	10	(11)	(11)	(11)
d = 10	00	-	11	-

4-Row FLOW TABLE EXAMPLE

- Sometimes, just one extra row may not be sufficient to prevent critical races
 - More binary state variables may also required
- With one or two diagonal transitions, there is no way of using two binary variables that satisfy all adjacency

	00	01	11	10
a	b	(a)	d	(a)
b	(b)	d	(b)	a
c	(c)	a	b	(c)
d	c	(d)	(d)	c

(a) Flow table




(b) Transition diagram

4-ROW FLOW TABLE EXAMPLE

$y_1 y_2$

		00	01	11	10
		y_3	0	1	
y_3	0	a	b	c	g
	1	e	d	f	

(a) Binary assignment



(b) Transition diagram

	00	01	11	10
000 = a	b	a	e	a
001 = b	b	d	b	a
011 = c	c	g	b	c
010 = g	-	a	-	-
110 -	-	-	-	-
111 = f	c	-	-	c
101 = d	f	d	d	f
100 = e	-	-	d	-

MULTIPLE-ROW METHOD

- Multiple-row method is easier
 - May not as efficient as in above **shared-row method**
- Each stable state is duplicated with exactly the same output
 - Behaviours are still the same
- While choosing the next states, choose the adjacent one $y_2 y_3$

y_1	00	01	11	10
0	a_1	b_1	c_1	d_1
1	c_2	d_2	a_2	b_2

(a) Binary assignment

	00	01	11	10
000 = a_1	b_1	a_1	d_1	a_1
111 = a_2	b_2	a_2	d_2	a_2
001 = b_1	b_1	d_2	b_1	a_1
110 = b_2	b_2	d_1	b_2	a_2
011 = c_1	c_1	a_2	b_1	c_1
100 = c_2	c_2	a_1	b_2	c_2
010 = d_1	c_1	d_1	d_1	c_1
101 = d_2	c_2	d_2	d_2	c_2


(b) Flow table

HAZARDS


- Unwanted switching appears at the output of a circuit
 - Due to different propagation delay in different paths
- May cause the circuit to mal-function
 - Cause temporary false-output values in combinational circuits
 - Cause a transition to a wrong state in asynchronous circuits
 - Not a concern to synchronous sequential circuits



HAZARDS IN COMBINATIONAL CIRCUITS



(a) AND-OR circuit




(b) NAND circuit


Fig. 9.33
Circuits with hazards

TYPES OF HAZARDS


- Three types of hazards:



(a) Static 1-hazard



(b) Static 0-hazard



(c) Dynamic hazard

Fig. 9.34
Types of hazards

HAZARD FREE CIRCUIT

- Static 1-hazard (sum of products)
 - the removal of static 1-hazard guarantees that no static 0-hazards or dynamic hazards
- Static 0-hazard (product of sum)
 - $Y = (x_1 + x_2')(x_2 + x_3)$
- The remedy
 - the circuit moves from one product term to another
 - additional redundant gate




HAZARD FREE CIRCUIT

		x_2x_3			
		00	01	11	10
x_1	0		1		
	1		1	1	1

$$(a) Y = x_1 x_2 + x'_2 x_3$$


		x_2x_3			
		00	01	11	10
x_1	0		1		
	1		1	1	1

$$(b) Y = x_1 x_2 + x'_2 x_3 + x_1 x_3$$



HAZARD IN A ASYNCHRONOUS CIRCUIT

- In general, no problem for synchronous design



	00	01	11	10
0	0	0	1	0
1	1	0	1	1

(b) Transition table


	00	01	11	10
0			1	
1	1		1	1

(c) Map for Y

Fig. 9.37
Hazard in a
asynchronous
sequential circuit

REMOVE HAZARD WITH LATCHES

- Implement the asynchronous circuit with *SR* latches can also remove static hazards
 - A momentary 0 has no effects to the *S* and *R* inputs of a NOR latch
 - A momentary 1 has no effects to the *S* and *R* inputs of a NAND latch




(a) Logic diagram

IMPLEMENTATION WITH SR LATCHES


- Given:
 - $S = AB + CD$
 - $R = A'C$
- For NAND latch, use complemented inputs
 - $S' = (AB + CD)' = (AB)'(CD)'$
 - $R' = (A'C)'$
- $Q = (Q'S)' = [Q'(AB)'(CD)']'$
- Two-level circuits (this is the output we want)



IMPLEMENTATION WITH SR LATCHES



(a)



(b)

ESSENTIAL HAZARDS

- Besides static and dynamic hazards, another type of hazard in asynchronous circuits is called **essential hazard**
- Caused by unequal delays along two or more paths that originate from the **same input**
- Cannot be corrected by adding redundant gates
- Can only be corrected by adjusting the amount of delay in the affected path
 - Each feedback path should be examined carefully !!



SUMMARY OF DESIGN PROCEDURE

1. State the design specifications
2. Derive a primitive flow table
3. Reduce the flow table by merging the rows
4. Make a race-free binary state assignment
5. Obtain the transition table and output map
6. Obtain the logic diagram using SR latches



DESIGN SPECIFICATION

- Design a negative-edge-triggered T flip-flop
 - Two inputs: T(toggle) and C(clock)
 - $T=1$: toggle, $T=0$: no change
 - One output: Q



PRIMITIVE FLOW TABLE

Table 9.6
Specification of Total States

State	Inputs		Output	Comments
	T	C		
a	1	1	0	Initial output is 0
b	1	0	1	After state a
c	1	1	1	Initial output is 1
d	1	0	0	After state c
e	0	0	0	After state d or f
f	0	1	0	After state e or a
g	0	0	1	After state b or h
h	0	1	1	After state g or c

	TC			
	00	01	11	10
a	-,-	f,-	(a),0	b,-
b	g,-	-,-	c,-	(b),1
c	-,-	h,-	(c),1	d,-
d	e,-	-,-	a,-	(d),0
e	(e),0	f,-	-,-	d,-
f	e,-	(f),0	a,-	-,-
g	(g),1	h,-	-,-	b,-
h	g,-	(h),1	c,-	-,-

MERGING OF THE FLOW TABLE

- Compatible pairs:

$(a, f) (b, g) (b, h) (c, h) (d, e) (d, f) (e, f) (g, h)$

- Maximal compatible set:

b	$a, c \times$								
c	\times	$b, d \times$							
d	$b, d \times$	\times	$a, c \times$						
e	$b, d \times$	$e, g \times$ $b, d \times$	$f, h \times$	\checkmark					
f	\checkmark	$e, g \times$ $a, c \times$	$f, h \times$ $a, c \times$	\checkmark	\checkmark				
g	$f, h \times$	\checkmark	$b, d \times$	$e, g \times$ $b, d \times$	\times	$e, g \times$ $f, h \times$			
h	$f, h \times$ $a, c \times$	\checkmark	\checkmark	$d, e \times$ $c, f \times$	$e, g \times$ $f, h \times$	\times	\checkmark		
	a	b	c	d	e	f	g		

	00	01	TC	11	10
a, f	$e, -$	$(f), 0$	$(a), 0$	$b, -$	
b, g, h	$(g), 1$	$(h), 1$	$c, -$	$(b), 1$	
c, h	$g, 1$	$(h), 1$	$(c), 1$	$d, -$	
d, e, f	$(e), 0$	$(f), 0$	$a, -$	$(d), 0$	

(a)





Fig. 9-41 Merger Diagram

	00	01	TC	11	10
a	$d, -$	$(a), 0$	$(a), 0$	$(b), -$	
b	$(b), 1$	$(b), 1$	$c, -$	$(b), 1$	
c	$b, -$	$(c), 1$	$(c), 1$	$d, -$	
d	$(d), 0$	$(d), 0$	$a, -$	$(d), 0$	

(b)

STATE ASSIGNMENT AND TRANSITION TABLE

- No diagonal lines in the transition diagram
 - No need to add extra states



		TC			
		00	01	11	10
y_1y_2	00	10	(00)	(00)	01
	01	(01)	(01)	11	(01)
y_1y_2	11	01	(11)	(11)	10
	10	(10)	(10)	00	(10)

(a) Transition table

		TC			
		00	01	11	10
y_1y_2	00	0	0	0	X
	01	1	1	1	1
y_1y_2	11	1	1	1	X
	10	0	0	0	0

(b) Output map $Q = y_2$

Fig. 9-43 Transition Diagram

LOGIC DIAGRAM

		TC			
		00	01	11	10
y ₁ y ₂	00	1	0	0	0
	01	0	0	1	0
	11	0	X	X	X
	10	X	X	0	X

$$(a) S_1 = y_2 \cdot TC + y'_2 \cdot T' \cdot C'$$

		TC			
		00	01	11	10
y ₁ y ₂	00	0	X	X	X
	01	X	X	0	X
	11	1	0	0	0
	10	0	0	1	0


$$(b) R_1 = y_2 \cdot T' \cdot C' + y'_2 \cdot TC$$

		TC			
		00	01	11	10
y ₁ y ₂	00	0	0	0	1
	01	X	X	X	X
	11	X	X	X	0
	10	0	0	0	0

$$(c) S_2 = y'_1 \cdot TC'$$

		TC			
		00	01	11	10
y ₁ y ₂	00	X	X	X	0
	01	0	0	0	0
	11	0	0	0	1
	10	X	X	X	X

$$(d) R_2 = y_1 \cdot TC'$$



SYLLABUS

- Chapter 9

