

What you need to know about transimpedance amplifiers – part 1



Samir Cherian May 6, 2016

Other Parts Discussed in Post: [TINA-TI](#)

Transimpedance amplifiers (TIAs) act as front-end amplifiers for optical sensors such as photodiodes, converting the sensor's output current to a voltage. TIAs are conceptually simple: a feedback resistor (R_F) across an operational amplifier (op amp) converts the current (I) to a voltage (V_{OUT}) using Ohm's law, $V_{OUT} = I \times R_F$. In this series of blog posts, I will show you how to compensate a TIA and optimize its noise performance. For a quantitative analysis of a TIA's key parameters, such as bandwidth, stability and noise, please see the application note, ["Transimpedance Considerations for High-Speed Amplifiers."](#)

In a physical circuit, parasitic capacitances interact with the feedback resistor to create unwanted poles and zeros in the amplifier's loop-gain response. The most common sources of parasitic input and feedback capacitances are the photodiode capacitance (C_D), the op amp's common-mode (C_{CM}) and differential input capacitance (C_{DIFF}), and the circuit-board capacitance (C_{PCB}). The feedback resistor, R_F is not ideal and has a parasitic shunt capacitance that may be as large as 0.2pF. In high-speed TIA applications, these parasitic capacitances interact with each other and R_F to create a response that is not ideal. In this blog post, I will illustrate how to compensate a TIA.

Figure 1 shows a complete TIA circuit with parasitic-input and feedback-capacitance sources.

Similar topics



[What you need to know about transimpedance amplifiers – part 2](#)

[What you need to know about CMRR – Instrumentation amplifier topologies \(Part 3\).](#)

[What you need to know about CMRR- The instrumentation amplifier \(part 2\).](#)




Figure 1: TIA circuit including parasitic capacitances

Three key factors determine the bandwidth of a TIA:

- Total input capacitance (C_{TOT}).
- Desired transimpedance gain set by R_F .
- The op amp’s gain-bandwidth product (GBP): the higher the gain bandwidth, the higher the resulting closed-loop transimpedance bandwidth.

These three factors are interrelated: for a particular op amp, targeting the gain will set the maximum bandwidth; conversely, targeting the bandwidth will set the maximum gain.

Single-pole amplifier with no parasitics

The first step of this analysis assumes an op amp with a single pole in the A_{OL} response and the specifications shown in Table 1.

Op amp open-loop gain at DC, $A_{OL}(DC)$
Op amp GBP
Feedback resistor R_F

Table 1: TIA specifications

Similar topics

[What you need to know about transimpedance amplifiers – part 2](#)

[What you need to know about CMRR – Instrumentation amplifier topologies \(Part 3\).](#)

[What you need to know about CMRR- The instrumentation amplifier \(part 2\).](#)

An amplifier's closed-loop stability is related to its phase margin, Φ_M , which is determined by the loop-gain response defined as $A_{OL} \times \beta$, where β is the inverse of the noise gain. Figures 2 and 3 show the TINA-TI™ circuits to determine the op amp's A_{OL} and noise gain, respectively. Figure 2 configures the device under test (DUT) in an open-loop configuration to derive its A_{OL} . Figure 3 uses an ideal op amp with the desired R_F , C_F and C_{TOT} around it to extract the noise gain, $1/\beta$. Figure 3 excludes parasitic elements C_F and C_{TOT} – for now.




Figure 2: DUT configuration to determine A_{OL}




Figure 3: Ideal amplifier configuration to determine noise gain

Figure 4 shows the simulated magnitude and phase of loop gain, $A_{OL} \times \beta$. If the feedback is purely resistive, its response is flat across frequency. The loop gain is A_{OL} because the amplifier is in a unity-gain configuration as shown in Figure 3. The A_{OL} is the open-loop gain of the DUT.

Similar topics

[What you need to know about transimpedance amplifiers – part 2](#)

[What you need to know about CMRR – Instrumentation amplifier topologies \(Part 3\)](#)

[What you need to know about CMRR- The instrumentation amplifier \(part 2\)](#)

top of each other, as shown in Figure 4. Since this is a single-pole system, the total phase shift due to the A_{OL} pole at f_d is 90° . The resulting Φ_M is thus $180^\circ - 90^\circ = 90^\circ$, and the TIA is unconditionally stable.




Figure 4: Simulated loop gain, A_{OL} and $1/\beta$ for an ideal case

Effect of input capacitance (C_{TOT})

Let's analyze the effect of capacitance at the amplifier's inputs on loop-gain response. I'll assume a total effective input capacitance, C_{TOT} , of 10pF. The combination of C_{TOT} and R_F will create a zero in the $1/\beta$ curve at a frequency of $f_z = 1/(2\pi R_F C_{TOT}) = 100\text{kHz}$. Figures 5 and 6 show the circuit and resulting frequency response. The A_{OL} and $1/\beta$ curves intersect at 10MHz – the geometric mean of f_z (100kHz) and the GBP (1GHz). A zero in the $1/\beta$ curve becomes a pole in the β curve. The resulting loop gain will have a two-pole response, as shown in Figure 6.

The zero causes the magnitude of $1/\beta$ to increase at 20dB/decade and intersect the A_{OL} curve at a 40dB/decade rate of closure (ROC), resulting in potential instability. The dominant A_{OL} pole at 1kHz results in a 90° phase shift in the loop gain. The zero frequency, f_z , at 100kHz adds another 90° phase shift. Its effect is complete by 1MHz. Since the loop-gain crossover occurs at only 10MHz, the total phase shift from f_d and f_z will be 180° , resulting in $\Phi_M = 0^\circ$ and indicating that the TIA circuit is unstable.

Similar topics

[What you need to know about transimpedance amplifiers – part 2](#)

[What you need to know about CMRR – Instrumentation amplifier topologies \(Part 3\).](#)

[What you need to know about CMRR- The instrumentation amplifier \(part 2\).](#)





Figure 5: Simulation circuit including a 10pF input capacitor

Figure 6: Simulated loop gain, A_{OL} and $(1/\beta)$ when including the effects of input capacitance

Effect of feedback capacitance (C_F)

To recover the phase loss due to f_z , insert a pole, f_{p1} , into the $1/\beta$ response by adding capacitor C_F in parallel with R_F . f_{p1} is located at $1/(2\pi R_F C_F)$. To get a maximally flat closed-loop Butterworth response ($\Phi_M = 64^\circ$), calculate C_F using Equation 1:

$$C_F = \frac{1}{2\pi(0.707)R_F f_{-3dB}}$$

where f_{-3dB} is the closed-loop bandwidth shown in Equation 2:

Similar topics

[What you need to know about transimpedance amplifiers – part 2](#)

[What you need to know about CMRR – Instrumentation amplifier topologies \(Part 3\).](#)

[What you need to know about CMRR- The instrumentation amplifier \(part 2\).](#)

$$f_{-3dB} = \sqrt{\frac{GBP}{2\pi R_F C_{TOT}}} \quad (2)$$

The calculated $C_F = 0.14\text{pF}$ and $f_{-3dB} = 10\text{MHz}$. f_z is located at $\approx 7\text{MHz}$. The feedback capacitor includes the parasitic capacitances from the printed circuit board and R_F . In order to minimize C_{PCB} , remove the ground and power planes beneath the feedback trace between the amplifier's inverting input and output pin. Using resistors with small form factors, such as 0201 and 0402 reduces parasitic capacitance caused by the feedback components. Figures 7 and 8 show the circuit and resulting frequency response.




Figure 7: Simulation circuit, including a 0.14pF feedback capacitor




Figure 8: Simulated loop gain, A_{OL} and $1/\beta$ when including the effect of the feedback capacitor

Using Bode-plot theory, Table 2 summarizes the points of inflection

Similar topics

[What you need to know about transimpedance amplifiers – part 2](#)

[What you need to know about CMRR – Instrumentation amplifier topologies \(Part 3\).](#)

[What you need to know about CMRR- The instrumentation amplifier \(part 2\).](#)

Cause	Effect on magnitude	Effect on phase
A_{OL} dominant pole, $f_d = 1\text{kHz}$	The magnitude decreases at -20dB/dec starting at 1kHz	Starting at 180°, the phase decreases at -45°/dec from 100Hz-10kHz
$1/\beta$ zero at $f_z = 100\text{kHz}$	Combined with the effect of f_d , the magnitude decreases at -40dB/dec starting at 100kHz	Starting at 90°, the phase decreases at -45°/dec from 10kHz-1MHz
$1/\beta$ pole at $f_{p1} = 7\text{MHz}$	Combined with the previous two effects, the slope of the loop-gain magnitude reduces from -40dB/dec to -20dB/dec	Starting at 700kHz, the phase increases at 45°/dec and starts to recover the Φ_M . Its effect continues till 70MHz.

Table 2: Effect of poles and zeros on the loop-gain magnitude and phase

The $1/\beta$ curve reaches a maximum value of $20\log_{10}\left(1 + \frac{10\text{pF}}{0.14\text{pF}}\right) \approx 37\text{dB}$. For a Butterworth response, $1/\beta$ intersects A_{OL} near its maximum value at a frequency $\frac{\text{GBP}}{(C_{TOT}/C_F)} \approx 14\text{MHz}$. f_d and f_z create a total phase shift of 180°. The phase reclaimed by f_{p1} is $\tan^{-1}\left(\frac{14\text{MHz}}{7\text{MHz}}\right) = 63.5^\circ$, which is very close to the simulated 65°.

When designing a TIA, you must know the photodiode's capacitance, as this is usually fixed by the application. Given the photodiode capacitance, the next step is to select the correct amplifier for the application.

Choosing the right amplifier requires an understanding of the relationship between an amplifier's GBP, the desired transimpedance gain and closed-loop bandwidth, and the input and feedback capacitances. You can find an Excel calculator incorporating the equations and theory described in this post [here](#). If you are designing a TIA, be sure to check the calculator out. It will save you a lot of time and manual calculations.

Additional resources

- Download the application report, "[Transimpedance Considerations for High-Speed Amplifiers](#)" for a quantitative derivation of Equations 1 and 2 in this post.
- Get online support in the [TI E2E™ Community Amplifier forums](#)
- Browse more than [40 training videos on op-amp topics like noi](#)
- Learn more about selecting the correct amplifier in the application report [Amplifiers \(TIA\): Choosing the Best Amplifier for the Job.](#)
- Search TI [high-speed op amps](#) and find technical resources.

Similar topics

[What you need to know about transimpedance amplifiers – part 2](#)

[What you need to know about CMRR – Instrumentation amplifier topologies \(Part 3\).](#)

[What you need to know about CMRR- The instrumentation amplifier \(part 2\).](#)



aditya chowdary tella *over 7 years ago*

Hi,

Could you explain the following

- 1) Why the source resistance is not considered while calculating the loop gain or Noise gain
- 2) Can the differential input capacitance be neglected due to virtual ground behavior as explained in your previous post ?



Michael Steffes *over 2 years ago*

This post is referred to by the latest decomp parts for transimpedance design - it gives the correct Cf solution for a butterworth design including the 0.707 term. The added resources though. The first is the the one by Xavier Ramus from my original work and I am sure it is correct. However the 4th reference on choosing the best amplifier by Hooman repeats a common error in setting the Cf - essentially targeting the feedback pole at the Fo frequency - this will give you a closed loop Q=1 peaking, where as the correct equation gives you butterworth. Might want to edit that older app note by Hooman or remove it.



Kelvin Le THS *over 1 year ago*

how do you get to equation 2? can you please point me to a reference app note or something



Samir Cherian *over 1 year ago in reply to Kelvin Le THS*

Hi Kevin - Please see equation 12 in this document: <https://www.ti.com/lit/an/sboa122/sboa122.pdf>

Similar topics



[What you need to know about transimpedance amplifiers – part 2](#)

[What you need to know about CMRR – Instrumentation amplifier topologies \(Part 3\).](#)

[What you need to know about CMRR- The instrumentation amplifier \(part 2\).](#)