Key to Final Exam S3 Computer Architecture

Duration: 1 hr. 30 min.

Exercise 1 (9 points)

All questions in this exercise are independent. Except for the output registers, none of the data or address registers must be modified when the subroutine returns. A string of characters always ends with a null character (the value zero). A blank character is either a space character or a tab character.

1. Write the **IsBlank** subroutine that determines if a character is blank (i.e. if it is a space or a tab character).

<u>Input</u>: **D1.B** holds the ASCII code of the character to test.

Output: If the character is blank, **D0.L** returns 0.

If the character is not blank, **D0.L** returns 1.

Tip: The ASCII code of the tab character is 9.

```
IsBlank
                     ; If the character is a space, go to blank.
                    cmpi.b #' ',d1
                            \blank
                    beq
                     ; If the character is a tab, go to blank.
                    cmpi.b #9,d1
                             \blank
                    beq
\not_blank
                     ; The character is not blank, return D0.L = 1.
                    moveq.l #1,d0
                    rts
                     ; The character is blank, return D0.L = 0.
\blank
                    moveq.l #0,d0
                    rts
```

2. Write the **BlankCount** subroutine that returns the number of blank characters in a string. To know if a character is blank, use the **IsBlank** subroutine.

<u>Input</u>: **A0.L** points to a string of character.

Output: **D0.L** returns the number of blank characters in the string.

Tips:

- Use **D2** as a blank-character counter (because **D0** is used by **IsBlank**).
- Then, copy **D2** into **D0** before returning from the subroutine.

```
BlankCount
                    ; Save registers on the stack.
                    movem.l d1/d2/a0,-(a7)
                    ; Initialize the blank-character counter.
                    clr.l
                    ; Load a character from the string into D1.B.
loop
                    ; If the character is null, go to quit.
                    move.b (a0)+,d1
                    beq
                            \quit
                    ; If the character is not blank, go to loop.
                    jsr
                            IsBlank
                    tst.l
                            \loop
                    bne
                    ; Otherwise, increment the counter.
                    addq.l #1,d2
                    bra
                            \loop
\quit
                    ; Number of blank characters -> D0.L
                    move.l d2,d0
                    ; Restore registers from the stack and return from subroutine.
                    movem.l (a7)+,d1/d2/a0
                    rts
```

3. Write the **BlankToUnderscore** subroutine that converts the blank characters in a string into underscore characters. To know if a character is blank, use the **IsBlank** subroutine.

<u>Input</u>: **A0.L** points to a string of characters.

Output: The blank characters of the string are replaced by the « » character.

```
BlankToUnderscore
                    ; Save registers on the stack.
                    movem.l d0/d1/a0,-(a7)
                    ; Load a character from the string into D1.B.
\loop
                    ; If the character is null, go to quit.
                    move.b (a0)+,d1
                            \quit
                    ; If the character is not blank, go to loop.
                            IsBlank
                    jsr
                    tst.l
                            d0
                    bne
                            \loop
                    ; Otherwise, the blank character is replaced
                    ; by the underscore character.
                    move.b #'_',-1(a0)
                            \loop
\quit
                    ; Restore registers from the stack and return from subroutine.
                    movem.l (a7)+,d0/d1/a0
                    rts
```

Exercise 2 (4 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

Exercise 3 (3 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

Exercise 4 (4 points)

Let us consider the following program:

```
Main
           move.l #$44AA77FF,d7 ; $44AA77FF -> D7.L
next1
                                 ; $00000001 -> D1.L
           moveq.l #1,d1
                                ; Set N and Z according to D7.W.
           tst.w d7
                   next2
                                ; Branch if N = 1 (D7.W < 0).
           bmi
           moveq.l #2,d1
                                ; Otherwise, $00000002 -> D1.L
next2
                                 ; $00000000 -> D2.L
           clr.l
                   #$1234,d0
           move.w
                                 ; $1234 -> D0.W (D0.B = $34)
loop2
           addq.l #1,d2
                                 ; D2.L + 1 -> D2.L
                                 ; D0.B - 1 -> D0.B ; Only D0.B is decremented.
           subq.b
                   #1,d0
                                 ; Branch if Z = 0 (D0.B \neq 0)
                   loop2
           bne
                                 ; $00000000 -> D3.L
next3
           clr.l
                                 ; $1234 -> D0.W
           move.w #$1234,d0
           addq.l #1,d3
                                 ; D3.L + 1 -> D3.L
loop3
                                 ; DBRA = DBF ; D0.W - 1 -> D0.W
           dbra
                   d0,loop3
                                 ; Branch if D0.W ≠ -1 (D0.W ≠ $FFFF)
                                 ; $00000001 -> D4.L
next4
           moveq.l #1,d4
                   #$70,d7
                                 ; Compare D7.B to $70.
           cmp.b
                                 ; Branch if D7.B < $70 (signed comparison).
                   quit
           blt
                                 ; Otherwise, $00000002 -> D4.L
           moveq.l #2,d4
quit
           illegal
```

Complete the table shown on the <u>answer sheet</u>.

EAS	y68	K Quic	k Ref	fer	en	ıce	v1.	8	htt	p://ww	w.wo	wgw	ер.сс	m/EAS	y68	BK.htm Copyrigh	t © 2004-2007 By: Chuck Kelly
Opcode			CCR							<u> </u>			•	placemen	-	Operation	Description
•	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n	·	
ABCD	В	Dy,Dx -(Ay),-(Ax)	*U*U*	9	-	-	-	- 8	-	-	-	-	-	-	-	$\begin{array}{l} \mathbb{D} y_{10} + \mathbb{D} x_{10} + X \rightarrow \mathbb{D} x_{10} \\ -(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10} \end{array}$	Add BCD source and eXtend bit to destination, BCD result
ADD 4	BWL	s,Dn Dn,d	****	6	s d ⁴	s d	s d	s d	s d	s d	s d	s s	S -	8	s ⁴	$s + Dn \rightarrow Dn$ $Dn + d \rightarrow d$	Add binary (ADDI or ADDQ is used when source is #n. Prevent ADDQ with #n.L)
ADDA ⁴	WL	s,An		S	u e	S	S	S	S	S	S	2	S	S	s	s + An → An	Add address (.W sign-extended to .L)
ADDI 4	BWL	#n,d	****	q	В	q	q	q	q	q q	q	q	-	-	S	#n + d → d	Add immediate to destination
ADDQ 4	BWL	#n,a #n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	#n+d → d	Add quick immediate (#n range: 1 to 8)
ADDX		Dv.Dx	****	-	ш	u	- u	u .	- u	- U	- u	- U	-	-	8	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	6	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	Add source and extend bit to destination
AND 4	BWL	s,Dn	-**00	9	-	S	S	S	S	S	S	2	S	S	s ⁴	s AND Dn → Dn	Logical AND source to destination
		Dn,d		9	-	d	d	d	d	d	d	d	-	-	-	Dn AND d → d	(ANDI is used when source is #n)
ANDI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n AND d \rightarrow d	Logical AND immediate to destination
ANDI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
ANDI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	9	-	-	-	-	-	-	-	-	-	-	-	X - 0	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Arithmetic shift Dy #n bits L/R (#n: 1 to 8
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	x c	Arithmetic shift ds 1 bit left/right (.W only)
Всс	BM ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
																address → PC	(8 or 16-bit ± offset to address)
BCHG	ВL	Dn,d	*	e1	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) → Z	Set Z with state of specified bit in d then
		#n,d		d^1	-	d	d	d	d	d	d	d	-	-	S	NOT(bit n of d) \rightarrow bit n of d	invert the bit in d
BCLR	ВL	Dn,d	*	e1	-	д	d	d	d	d	d	d	-	-	-	NOT(bit number of d) → Z	Set Z with state of specified bit in d then
		#n,d		d1	-	d	d	d	d	d	d	d	-	-	S	D → bit number of d	clear the bit in d
BRA	BW3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr
BSET	B L	Dn.d	*	e ¹	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		d^1	-	d	d	d	d	d	d	d	-	-	s	1 → bit n of d	set the bit in d
BSR	BW3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST		Dn,d	*	e1	-	d	d	d	d	d	d	d	d	д	-	NOT(bit On of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		ď	_	ď	ď	ď	ď	ď	ď	d	ď	ď	S	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*000	е	-	S	S	S	S	S	S	S	S	S	S	if Dn <o dn="" or="">s then TRAP</o>	Compare Dn with O and upper bound (s)
CLR	BWL	d	-0100	d	-	q	d	d	ď	d	ď	d	-	-	-	D → d	Clear destination to zero
CMP 4	BWL	s,Dn	_***	e	s ⁴	S	S	S	S	S	S	S	S	S	s ⁴	set CCR with Dn - s	Compare On to source
CMPA 4	WL	s,An	_***	-	_										_	set CCR with An - s	Compare An to source
	BWL		_***	s d	9	2	S	s d	s d	2	s d	s d	2 -	S -	S		
CMPI ⁴	BWL	#n,d (Ay)+,(Ax)+	_***	а	-	d	d	0	-	d -	-	-	-	-	S	set CCR with d - #n set CCR with (Ax) - (Ay)	Compare destination to #n Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 \rightarrow Dn	Test condition, decrement and branch
																if Dn \leftrightarrow -1 then addr \rightarrow PC }	(16-bit ± offset to address)
SVID	W	s,Dn	-***0	9	-	S	S	S	2	S	2	2	2	S	2	±32bit Dn / ±16bit s → ±Dn	Dn= (16-bit remainder, 16-bit quotient)
DIVU	W	s,Dn	-***0	9	-	2	2	S	2	S	2	2	2	S	S	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)
EOR ⁴		Dn,d	-**00	9	-	d	d	d	d	d	d	d	-	-	s4	Dn XOR d → d	Logical exclusive DR Dn to destination
EORI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n XDR d → d	Logical exclusive OR #n to destination
EORI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XOR CCR → CCR	Logical exclusive OR #n to CCR
EORI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XDR SR → SR	Logical exclusive DR #n to SR (Privileged)
EXG	L	Rx,Ry		9	9	-	-	-	-	-	-	-	-	-	-	register ←→ register	Exchange registers (32-bit only)
EXT	WL		-**00	d	-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	PC →-(SSP); SR →-(SSP)	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	д	-	↑d → PC	Jump to effective address of destination
JSR		d		-	-	d	-	-	ď	d	d	d	d	d	-	$PC \rightarrow -(SP)$; $\uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA		s,An		-	9	S	-	_	S	S	S	S	S	S	-	1s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	_	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
																SP + #n → SP	(negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	9	-	-	-	-	-	-	-	-	-	-	-	X - 0	Logical shift Dy, Dx bits left/right
LSR	w	#n,Dy		d	-	-	- d	- ي	-	-	-	-	-	-	S	□ → C	Logical shift Dy, #n bits L/R (#n: 1 to 8)
MOVE 4	BWL		-**00	-	- 4	d		d	d	d	d	d			_4		Logical shift d 1 bit left/right (.W only)
MOVE 4				9	S ⁴	6	9	9	9	9	е	В	S	2	s	s → d	Move data from source to destination
MOVE	W	s,CCR	=====	S	-	2	S	S	S	2	S	2	S	S	S	s → CCR	Move source to Condition Code Register
MOVE	W	s,SR	=====	S	-	S	S	S	S	S	S	S	2	S	S	s → SR	Move source to Status Register (Privileged)
MOVE	W	SR.d		d	-	d	d	d	d	d	d	d	-	-	-	SR → d	Move Status Register to destination
MOVE	L	USP,An		-	d	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privileged)
		An,USP		-	S	-	-	-	-	-	-	-	-	-	-	An → USP	Move An to User Stack Pointer (Privileged)
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

MUREAT MIL, SAD SANEYCO No flow Alba Cland Cland	Opcode Siz	ize	Operand	CCR		Effe	ctive	Addres	S=2 22	ource,	d=destina	tion, e:	eithe=	r, i=dis	placemen	t	Operation	Description
MURP MU Bn-Rnd Sn-Rnd Sn-Rnd																		,
MURP MU Bn-Rnd Sn-Rnd Sn-Rnd	MOVEA ⁴ W	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
SR-R-R0	MOVEM⁴ W	WL	Rn-Rn,d		-	-	d	-	d	d	d	d	d	-	-	-		Move specified registers to/from memory
			s,Rn-Rn		-	-	S	S	-	2	S	s	S	2	S	-		(.W source is sign-extended to .L for Rn)
Chan Dim	MOVEP W	WL	Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move On to/from alternate memory bytes
MULS W s.Dn					d	-	-	-	-	S	-	-	-	-	-	-		(Access only even or odd addresses)
MULU W S.D.	MOVEQ ⁴	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S		Move sign extended 8-bit #n to Dn
MULU W S.Dn -**00 e s s s s s s s s s	MULS W			-**00	е	-	s	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
NECD Bull				-**00	е	-	S	_		S		S		S		_		Multiply unsig'd 16-bit; result: unsig'd 32-bit
NEG SWL		$\overline{}$		*U*U*	_	-	_	_										Negate BCD with eXtend, BCD result
NEEK SWL d				****	ф	-	ф	_	_	d		ф		-	-	-		Negate destination (2's complement)
NOP			_	****	d	-				-	_	-	_	-	-	-		Negate destination with eXtend
NOT					-	-	-	_	-	-	-	-	-	-	-	-		
DR BWL S.Dn		WI	Н	-**00	Н	-	Ч	Н	Н	Н	Н	Ч	Ч	-	-	-		Logical NOT destination (I's complement)
Dn				-**00	-	-	-	+			_			2	2	54		
DRI						_		1	I	ı				-	-			(ORI is used when source is #n)
DRI	DRI ⁴ BW			-**00	-	-	_		_	_				-	-			
DRI				=====	-	-	-	-	-	-	-	-	-	-	-			
PEA					-	-	-	-	_	-	-	-	_	_	-	_		
RESET ROIL BWL Dx.Dy		-			-	-			_						-			Push effective address of s onto stack
ROL		-	٥			-	_		_			-						Issue a hardware RESET (Privileged)
ROR		IMI	n., n.,		-	ŀ	-	_	-	-								Rotate Dy, Dx bits left/right (without X)
ROXL BWL Dx.Dy ***0* e - - -			. ,	ľ		-	-		_	-			-		-		C	
ROXL ROXP RDXDy ##,Dy #**0* e - - - - - - - - -			,		u		4	1	4			1 1	٦		_			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				***0*		1	u	u	u	u		u	u		-		X	Rotate Dy, Dx bits L/R, X used then updated
RTE																		Rotate Dy, #n bits left/right (#n: 1 to 8)
RTE		- 1	,		-	_	ч	1	ч	ч	А	ч	Ч	_	_	-	X	Rotate destination 1-bit left/right (.W only)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		"	u		-	 	-	_	_	_		_			_	_		Return from exception (Privileged)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		\dashv				-										_		Return from subroutine and restore CCR
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		\dashv				-			_			$\overline{}$				_		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			n, n,	*[]*[]*	-	-	_		_							_		Subtract BCD source and eXtend bit from
Scc B d d - d d d d d	3000	'		0 0	_	-	-									-	(γ*/ (γ*/ λ → (γ*/) ηχ ⁽⁰ - ηλ ⁽⁰ - γ → ηχ ⁽⁰	
STOP	Coo D	,	<u> </u>			ŀ	-		_								If no in true then I'm > d	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	300	'	u		u	-	l u	l u	u	l u	u	u	u	-	-	-	l	else d.B = 00000000
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CTOD	\dashv	#			⊢										_		
Dn.d					-	-	-	-		-								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	200 . IDM															2	l	
	CUDA 4 M				-	-	_	_	_	_						-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				****		- E				_						_		
SUBX BWL Dy.Dx ****** e -					_	-	_	_				_				_		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	d	d	_			_		_			_		Subtract quick immediate (#n range: 1 to 8)
SWAP W Dn -**00 d - - - - - - - - - bits[5:0] Exchange the 16-bit hall TAS B d -**00 d - d d d d - - test d→CCR; 1→bit7 of d N and Z set to reflect d TRAP #n	ZDRY BA				9	-	-	-		-	-	-			-			
TAS B d -**00 d<	OWAD W		-(Ay),-(Ax)	++00	-	-	-	-	9	-	-	-	-	-	-	-	-(Ax)(Ay) - X → -(Ax)	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		$\overline{}$			-	-	-			-	-		-	-	-	-		
		$\overline{}$			d	-	d	d	d	d	d	d	d		-	-		N and Z set to reflect d, bit7 of d set to 1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	2		Push PC and SR, PC set by vector table #n
TST BWL d $-**00$ d - d d d d d d test d \rightarrow CCR N and Z set to reflect d	TO LOC					_												
					-	-	-	-	-	-	-	-	-	-	-	-		If overflow, execute an Overflow TRAP
		$\overline{}$			d	-	d	_	d	d	d	d	d	-	-			N and Z set to reflect destination
	UNLK		An	l	-	d	-	-	-	-	-	-	-	-	-	-	$An \rightarrow SP$; (SP)+ $\rightarrow An$	Remove local workspace from stack
BWL s,d XNZVC Dn An (An) (An) + -(An) (i,An) (i,An,Rn) abs.W abs.L (i,PC) (i,PC,Rn) #n	BW	WL	b,z	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Cor	Condition Tests (+ DR, ! NOT, ⊕ XDR; " Unsigned, " Alternate cc)								
CC	Condition	Test	CC	Condition	Test				
Ī	true	1	VC	overflow clear	!V				
F	false	0	VS.	overflow set	٧				
ΗI"	higher than	!(C + Z)	PL	plus	!N				
LS _n	lower or same	C + Z	MI	minus	N				
HS", CC®	higher or same	!C	GE	greater or equal	!(N ⊕ V)				
LO", CSª	lower than	C	LT	less than	(N ⊕ V)				
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$				
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$				

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination
- Either source or destination
- #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes
- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)
- CCR Condition Code Register (lower 8-bits of SR)
 - N negative, Z zero, V overflow, C carry, X extend * set according to operation's result, = set directly
 - not affected, O cleared, 1 set, U undefined
- Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

Last name: Group: Group:

ANSWER SHEET TO BE HANDED IN WITH THE SCRIPT

Exercise 2

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.B -1(A2),-(A1)	\$005000 54 AF 18 B9 E7 21 48 88	A1 = \$00005007
MOVE.L \$500E,-1(A1,D0.W)	\$005000 54 AF 18 B9 1F 88 13 79	No change
MOVE.L #\$500E,-8(A0,D1.W)	\$005000 54 AF 00 00 50 0E 48 C0	No change
MOVE.W \$500A(PC),-(A1)	\$005000 54 AF 18 B9 E7 21 11 C8	A1 = \$00005006

Exercise 3

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	C
\$A3 + \$5C	8	\$FF	1	0	0	0
\$7005 + \$7005	16	\$E00A	1	0	1	0
\$7FFFFFF + \$80000001	32	\$0000000	0	1	0	1

Exercise 4

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.							
D1 = \$00000002	D3 = \$00001235						
D2 = \$00000034	D4 = \$0000001						