

Tutorial 3 Flip-Flops


Exercise 1: RS Flip-Flops

1. Complete the timing diagram for the circuit below. If we consider the whole circuit as only one RS flip-flop, in what way is this flip-flop clocked?






2. Complete the following timing diagrams for a gated RS latch $(Q\theta)$, a positive-edge-triggered RS flip-flop (QI), a negative-edge-triggered RS flip-flop (Q2) and a master-slave RS flip-flop (Q3).




Tutorial 3 1/10


3. Draw the timing diagram of the *Q* output for each of the two circuits below. What is the frequency ratio between *C* and the *Q* output of the first circuit? What is this circuit called?





4. Complete the timing diagrams for the circuits below.



Tutorial 3 2/10









Tutorial 3 3/10


Exercise 2: D Flip-Flops


1. Complete the following timing diagrams for a gated D latch (Q0), a positive-edge-triggered D flip-flop (Q1), a negative-edge-triggered D flip-flop (Q2) and a master-slave D flip-flop (Q3).







2. Draw the timing diagram of the Q output for each of the two circuits below.












Tutorial 3 4/10

3. Complete the timing diagram for the following circuit.





4. Complete the timing diagrams for the circuits below.







Tutorial 3 5/10











Tutorial 3 6/10

Exercise 3: JK Flip-Flops

1. Complete the following timing diagrams for a positive-edge-triggered JK flip-flop $(Q\theta)$, a negative-edge-triggered JK flip-flop (QI) and a master-slave JK flip-flop (Q2).




2. Draw the timing diagram of the *Q* output for each of the two circuits below. What is the frequency ratio between *C* and *Q*? What are these circuits called? Find another way to get the same frequency ratio.




Tutorial 3 7/10


3. Complete the timing diagrams for the circuits below.



Tutorial 3 8/10





4. Complete the timing diagram for the circuit below.



Tutorial 3 9/10

5. Complete the timing diagram for the circuit below.





Tutorial 3 10/10