# Final Exam S3 Computer Architecture

Duration: 1 hr. 30 min.

#### Exercise 1 (9 points)

All questions in this exercise are independent. Except for the output registers, none of the data or address registers must be modified when the subroutine returns. A string of characters always ends with a null character (the value zero). A blank character is either a space character or a tab character.

1. Write the **IsBlank** subroutine that determines if a character is blank (i.e. if it is a space or a tab character).

<u>Input</u>: **D1.B** holds the ASCII code of the character to test.

Output: If the character is blank, **D0.L** returns 0.

If the character is not blank, **D0.L** returns 1.

**Tip:** The ASCII code of the tab character is 9.

2. Write the **BlankCount** subroutine that returns the number of blank characters in a string. To know if a character is blank, use the **IsBlank** subroutine.

<u>Input</u>: **A0.L** points to a string of character.

Output : **D0.L** returns the number of blank characters in the string.

#### Tips:

- Use **D2** as a blank-character counter (because **D0** is used by **IsBlank**).
- Then, copy **D2** into **D0** before returning from the subroutine.
- 3. Write the **BlankToUnderscore** subroutine that converts the blank characters in a string into underscore characters. To know if a character is blank, use the **IsBlank** subroutine.

<u>Input</u>: **A0.L** points to a string of characters.

Output: The blank characters of the string are replaced by the « \_ » character.

Final Exam S3

#### Exercise 2 (4 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

#### **Exercise 3** (3 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

#### Exercise 4 (4 points)

Let us consider the following program:

```
Main
            move.l #$44AA77FF,d7
next1
            moveq.l #1,d1
                    d7
            tst.w
            bmi
                    next2
            moveq.l #2,d1
next2
            clr.l
                    #$1234,d0
            move.w
loop2
            addq.l
                    #1,d2
            subq.b
                    #1,d0
                    loop2
            bne
next3
            clr.l
                    d3
            move.w #$1234,d0
loop3
            addq.l #1,d3
                                  ; DBRA = DBF
            dbra
                    d0,loop3
next4
            moveq.l #1,d4
                    #$70,d7
            cmp.b
                    quit
            blt
            moveq.l #2,d4
quit
            illegal
```

Complete the table shown on the answer sheet.

Final Exam S3 2/5

	EAS	y68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly																
ABD	Opcode	Size	Operand	CCR		Effec	ctive	Addres	<b>S</b> S=S	ource,	d=destina	ation, e	=eithe	r, i=dis	placemen	t	Operation	Description
ABD	•	BWL	s.d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		·
Appl	ARCD			*U*U*	Р	-	-	-	-	-	-	-	-	-	-	-	$Dv_{in} + Dx_{in} + X \rightarrow Dx_{in}$	Add BCD source and eXtend bit to
ABOL*   MIL   Sh.   Market		_			-	-	_	_	6	_	_	-	_	_	-	_		destination, BCD result
Dec	ANN <sup>4</sup>	RWI		****	р	2	2	2		2	2	2	2	2	2	s <sup>4</sup>		
ABDAT   MR   L. A.	NDD	51112				ď				_						ı		
ADD1   SWI   Find	ADDA 4	WI			-	_	_		_	_			_			_		
### ADMO   SMI   Smith						В	_			_						_		
No.   Proc.					-	-		_				_	_					
AND   SPIL SPIL SPIL   SPIL SPIL SPIL SPIL SPIL SPIL SPIL SPIL					-	d			_		_	_	_			_		
AND   S   D   D   D   C   C   C   C   C   C   C	ADDX	BWL		****	9	-	-	l					l			-		Add source and eXtend bit to destination
Dnd					-	-	-	-	9	-	-	-	-	-	-	-		
ANDI   S   MC	AND 4	BWL		-**00	9	-				_				S	S	Sª		
AND					9	-	d	d	d	d	d	d	d	-	-	-		
ABD    M    FASR	ANDI 4	BWL		-**00	d	-	d	d	d	d	d	d	d	-	-	S		Logical AND immediate to destination
Assembly	ANDI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
Assembly	ANDI 4	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
#ACR #ACR #ACR #ACR #ACR #ACR #ACR #ACR		RWI		****	Р	-	-	-	-	-	-	-	-	-	-	-		
W   d						_	_	_	_	_	_	_	_	_	_	8		
Becompare   Beco		w			-	_	ч	Н	Ч	۱,	ч	ч	ч	_	_	<u> </u>	l □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □	
BECHG B I Dn.d	Rec				-	-	-	-	-		-	-	_			-		
BEHB   B   Dnd	псс	uw.	auu1 622		-	-	-	_	-	-	-	_	-	_	-	-	l	
## BCLR   B   D. D. D.	DUUU	D I	D 1	*	_1	$\vdash$												
BEL   Dn.d	випь	D L				-	_	_		_	_		_			_		
## Ad	nnın	n 1		+	-	-					_	_				S		
BRA BW address'	RETK	R L		*		-	_	_	_	_	_	_				-		
SEEL   B   L   Do.d  *-   e     d   d   d   d   d   d   d   d					ď'	-	d	_					_			_		
##.dd		_			-	-	-			-				-	-	-		
BRST   BV   address     -   -   -   -   -   -   -	BSET	B L		*		-	d	_	_	_	_		_	-	-	-		
BTST   B   L   Dnd			#n,d		d1	-	d	d	d	d	d	d	d	-	-	S	1 → bit n of d	set the bit in d
##.dd	BSR	BM3	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$ ; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
##.dd	BTST	B L	Dn,d	*	e1	-	d	d	d	d	d	d	d	d	d	-	NOT( bit Dn of d ) $\rightarrow$ Z	Set Z with state of specified bit in d
CHK W s.DnUUU e - s s s s s s s s s s s s s s f f Dn-Q or Dn>s then TRAP  BWL d - Oloo d d d d d d d d D → d Clear destination to zero  CMP ** BWL s.Dn -**** e s * s s s s s s s s s s s s s s s			#n,d		ď	-	d	d	d	d	d	d	d	d	d	S		
Section   Sect	CHK			-*000	9	-	S	S	S	S	S	S	S	S	S	_		
CMP				-0100	_	-	_			_		_				_		
CMPA				_***	-	e.4						_	_		-	e.4		
CMP				_***	_	_			_				_			_		
CMPM*   BWL   (Ay)+(Ax)+ -****     e					-	E	_											
DBCC   W   Dn.addres					а	-	_		_			_				-		
DIVS   W   S.Dn   -***0   e   -   S   S   S   S   S   S   S   S   S					-	-	-									_		
DIVS   W   S.Dn   -***0   e   -   S   S   S   S   S   S   S   S   S	DRCC	W	Un,addres*		-	-	-	-	-	-	-	-	-	-	-	-		
DIVU   W   S.Dn   -**0   e   - s   s   s   s   s   s   s   s   s																	,	(· ,
EDR1 * BWL Dn.d				_	9	-	S	S	S	2	S	S	S	S	S	2		
EDRI* BWL #n.d				-	9	-	S		2	2	S	2		S	S			
EDRI* W #n,SR =====				-**00	9	-	d	d	d	d	d	d		-	-			
EDRI* B #n,CCR =====	EORI⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n XDR d → d	Logical exclusive DR #n to destination
EDRI	EORI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XDR CCR → CCR	
EXG		W		=====	-	-	-	-	-	-	-	-	-	-	-	s		Logical exclusive OR #n to SR (Privileged)
EXT					6	9	-	-	-	-	-	-	-	-	-	-		
ILLEGAL				-**00	_	-	-	-	-			-	-	-	-	-		
JMP		11.	D11		-	-	_		-	_			_		-	-		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			Ч		Ė	Ė	4								4	<u> </u>		
LEA L S.An B S S S S S S S S S S S S S			_		-	-			<u> </u>							_		
LINK An,#n					-	-	-		-				_			_		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		L				9	S					S			S	<del></del>		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-		,
LSR $\#n,Dy$ $d$ $   d$ $d$ $d$ $d$ $d$ $d$ $d$ $d$ $d$ $d$																		
LSR $\#$ n, Jy $\#$ d $\#$ cogical shift Uy, #n bits L/R (#n:1 to 8) Logical shift Uy, #n bits L/R (#n:1 to 8) Logical shift d 1 bit left/right (.W only) MOVE $\#$ BWL s,d $\#$ corrected by $\#$ corr		BWL		***0*	9	-	-	-	-	-	-	-	-	-	-	-	X 🛨	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	LSR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
		W	d		-	-	d	d	d	d	d	d	d	-	-	l	□- <b>&gt;</b>	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	MOVE 4	BWL	s,d	-**00	9	s <sup>4</sup>	е	9	9	В	е	е		S	S	s <sup>4</sup>	$s \rightarrow d$	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		_		=====	_	-				<u> </u>			_			-		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					_				_							-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	-		_					_			-		
An,USP   -   s   -   -   -   -   -   -   -   An → USP   Move An to User Stack Pointer (Privilege		W			_	-	u		ú	_		_				_		
	MUVE				-		-	-	-	-	-	-	-	-	-	-		
BWL   s,d   XNZVC   Un   An   (An) +   -(An)   (i.An)   (i.An,Rn)   abs.W   abs.L   (i.PE,Rn)   #n					-		-	-	-	-	-	-	-	- L P		-	Au → 02h	Move An to User Stack Pointer (Privileged)
		BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Opcode	Size	Operand	CCR	E	ffec	tive .	Addres	<b>s</b> s=st	ource,	d=destina	tion, e	eithe=	r, i=dis	placemen	t	Operation	Description
	BWL	b,z	XNZVC	-	_		(An)+	-(An)			abs.W			(i,PC,Rn)			
MOVEA⁴	WL	s,An		S	е	S	S	S	S	2	2	S	2	S	S	s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM <sup>4</sup>	WL	Rn-Rn,d		-	-	р	-	d	d	р	d	d	-	-	-	Registers → d	Move specified registers to/from memory
.		s,Rn-Rn		-	-	S	2	-	2	2	2	2	2	2	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	,	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
.		(i,An),Dn		d	-	-	-	-	2	-	-	-	-	-	-	$(i,An) \rightarrow Dn(i+2,An)(i+4,A.$	(Access only even or odd addresses)
MOVEQ⁴	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	9	-	S	S	S	S	2	S	S	2	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	9	-	S	S	S	S	2	S	S	2	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	В	d	*U*U*	d	-	d	d	d	d	Ь	р	d	-	-	-	O - d <sub>10</sub> - X → d	Negate BCD with eXtend, BCD result
	BWL	d	****	d	-	d	d	d	d	Ь	d	d	-	-	-	O - d → d	Negate destination (2's complement)
	BWL	d	****	d	-	р	d	d	d	Ь	Р	d	-	-	-	O - d - X → d	Negate destination with eXtend
NOP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
	BWL	d	-**00	d	-	d	d	d	d	d	d	d		-	-	$NOT(d) \rightarrow d$	Logical NOT destination (I's complement)
OR <sup>4</sup>	BWL	s,Dn	-**00	9	-	S	S	S	S	2	2	S	2	2	s4	s OR On → On	Logical OR
.		Dn,d		9	-	d	d	d	d	d	d	d	-	-	-	On OR d $\rightarrow$ d	(ORI is used when source is #n)
	BWL	#n,d	-**00	d	-	d	d	d	d	d	р	d	-	-	S	#n OR d $\rightarrow$ d	Logical OR #n to destination
	В	#n,CCR	=====	-	-	-	-	-	-	-	,	-		-	S	$\#_n$ OR CCR $\rightarrow$ CCR	Logical OR #n to CCR
ORI <sup>4</sup>	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	L	S		-	-	S	-	-	S	2	S	S	2	S	-	↑s → -(SP)	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
	BWL	Dx,Dy	-**0*	9	-	-	-	-	-	-	,	-	-	-	-	C.	Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	-	Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	<u> </u>	Rotate d 1-bit left/right (.W only)
	BWL	Dx,Dy	***0*	9	-	-	-	,	-	-	-	-		-	-	C - X	Rotate Dy, Dx bits L/R, X used then updated
ROXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X	Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
RTE			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)^+ \rightarrow SR; (SP)^+ \rightarrow PC$	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RTS				-	-	-	-	-	-	-	-	-	-	-	-	29 <del>←</del> +(92)	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	В	d		d	-	d	Р	d	d	d	d	d	-	-	-	If cc is true then I's $\rightarrow$ d	If cc true then d.B = 11111111
																else O's → d	else d.B = 00000000
STOP		#n	=====	-	-	-	-	-	-	-	-	-	-	-		#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB 4	BWL		****	9	S	S	S	S	S	S	S	S	2	S	s4	$Dn - s \rightarrow Dn$	Subtract binary (SUBI or SUBQ used when
		Dn,d		9	ď	d	d	d	d	d	d	d	-	-	-	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4		s,An		S	9	S	S	S	2	2	2	2	2	S	S	An - s → An	Subtract address (.W sign-extended to .L)
	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract immediate from destination
	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract quick immediate (#n range: 1 to 8)
SUBX	BWL	Dy,Dx	****	9	-	-	-	-	-	-	-	-	-	-	-	$Dx - Dy - X \rightarrow Dx$	Subtract source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	9	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP		Dn	-**00	u	-	-	-	-	-	-	-	-	-	-	-	bits[31:16] $\leftarrow \rightarrow$ bits[15:0]	Exchange the 16-bit halves of Dn
	В	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d→CCR; 1 →bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	PC→-(SSP);SR→-(SSP);	Push PC and SR, PC set by vector table #n
WD 4 C					Ш											(vector table entry) → PC	(#n range: 0 to 15)
TRAPV	-			-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
	BWL		-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d $\rightarrow$ CCR	N and Z set to reflect destination
UNLK		An		-	d	-	-	-	-	-	-	-	-	-	-	$An \rightarrow SP$ ; (SP)+ $\rightarrow An$	Remove local workspace from stack
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Cor	Condition Tests (+ OR, ! NOT, ⊕ XOR; " Unsigned, " Alternate cc )							
CC	Condition	Test	CC	Condition	Test			
T	true	1	VC	overflow clear	!V			
F	false	0	VS	overflow set	V			
ΗI"	higher than	!(C + Z)	PL	plus	!N			
T2n	lower or same	C + Z	MI	minus	N			
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)			
LO", CS"	lower than	C	LT	less than	(N ⊕ V)			
NE	not equal	<b>!</b> Z	GT	greater than	$![(N \oplus V) + Z]$			
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$			

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- Source, **d** Destination
- Either source or destination
- #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- Effective address
- Long only; all others are byte only
- Assembler calculates offset
- Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes
- Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

SSP Supervisor Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

- not affected, O cleared, 1 set, U undefined

\* set according to operation's result, = set directly

USP User Stack Pointer (32-bit)

PC Program Counter (24-bit)

SR Status Register (16-bit)

Distributed under the GNU general public use license.

Last name:	First name:	Group:
Last mame	1 Hot Halle	G10up

### ANSWER SHEET TO BE HANDED IN WITH THE SCRIPT

### Exercise 2

Instruction	Memory	Register
Example	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 <b>FF</b> 88	No change
MOVE.B -1(A2),-(A1)		
MOVE.L \$500E,-1(A1,D0.W)		
MOVE.L #\$500E,-8(A0,D1.W)		
MOVE.W \$500A(PC),-(A1)		

#### Exercise 3

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	C
\$A3 + \$5C	8					
\$7005 + \$7005	16					
\$7FFFFFF + \$80000001	32					

## Exercise 4

Values of registers after the execution of the program.  Use the 32-bit hexadecimal representation.					
D1 = \$	<b>D3</b> = \$				
D2 = \$	<b>D4</b> = \$				