Incara	Size	Operand	CCR		Ett~	ativa	Add		OURCE.	d-dactio	tics -	:	n ! I:	placemen		Operation	Description
ppcoue	BWL	s.d	XNZVC					-(An)		a=aestina (i,An,Rn)				(i.PC.Rn)		Uperation	Description
/BCD	В	Dy.Dx -(Ay)(Ax)	*U*U*	9	-	-	-	- e	-	-		-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$ $-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	Add BCD source and eXtend bit to destination. BCD result
DD 4	BWL	s.Dn Dn.d	****	e e	s d ⁴	s	s d	s s	s	s s	s	s	S -	2	s ⁴	$s + Dn \rightarrow Dn$ $Dn + d \rightarrow d$	Add binary (ADDI or ADDII is used when source is #n. Prevent ADDII with #n.L)
DDA ⁴	WL	s,An		S	Е	S	S	S	2	s	S	2	2	S	s	s + An → An	Add address (.W sign-extended to .L)
DDI ⁴		#n,d	****	d	-	d	d	d	d	d	d	d	-		2	#n + d → d	Add immediate to destination
DDQ 4		#n.d	****	d	d	d	d	d	d	<u>d</u>	d	d		-	S	$\#n + d \rightarrow d$	Add quick immediate (#n range: 1 to 8)
DDX		Dy,Dx -(Ay)(Ax)	****	e -	-	-	-	- e	-	-	-	-	-	-	-	$\begin{array}{c} P(X) + P($	Add source and eXtend bit to destination
ND 4	BWL	s,Dn Dn,d	-**00	9	-	g	s s	s d	z d	s d	s d	s s	2	S -	s ⁴	s AND Dn \rightarrow Dn Dn AND d \rightarrow d	Logical AND source to destination (ANDI is used when source is #n)
VDI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	ď	d	-	-	s	#n AND d → d	Logical AND immediate to destination
NDI ⁴	В	#n,CCR	=====	•	-	-	-	-	-	-	-	-	-	-		#n AND CCR → CCR	Logical AND immediate to CCR
NDI ⁴	W	#n,SR	====	-	-	-		-	-	-		-	-	-	s	#n AND SR → SR	Logical AND immediate to SR (Privileged
SL	BWL	Dx,Dy	****	е	-	-	-	-	-	-	-	-	-	-	-	X	Arithmetic shift Dy by Dx bits left/right
SR		#n,Dy		d	-	-	-		-	-	-	ı,-	-	-	s		Arithmetic shift Dy #n bits L/R (#n: 1 to
	W	d	1	-	-	d	d	d	d	d	d	d	-	-	-	2 × × ×	Arithmetic shift ds I bit left/right (.W or
CC	BW ₃	address ²		•	-	-	•	,-	-	•	-	-	-	-	-,	if cc true then address → PC	Branch conditionally (cc table on back) (8 or 16-bit ± offset to address)
CHG	B L	Dn,d	*	e	-	d	ď	d	d	d	d	d		•	-	NDT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
21.0		#n.d		ď	·	d	d	d	d	d	d	d	-	-	S	,	invert the bit in d
CLR	B L	Dn,d #n.d	*	e	-	d	ď	ď	d	d	d	d	-	-	-	NDT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d ther
RA	BW ₃	#n,a address ²		q	Ŀ	d	_ d	d	<u>d</u>	d	<u>d</u>	d	-	-	_	0 → bit number of d	clear the bit in d
SET	B L	Dn,d	*	e	-	- d		ď	- d	- d	- d	d	-	-	-		Branch always (8 or 16-bit ± offset to a
JL1	ט נ	#n,d		ď	-	d	ď	4	9	l d	d	d	-		-	NOT(bit n of d) → Z I → bit n of d	Set Z with state of specified bit in d then set the bit in d
SR	BW3	address ²		-	-	-	<u>.</u>	-	-	-	-	-	-				Branch to subroutine (8 or 16-bit ± offs
ISI	B L	Dn,d	*	е	-	В	d	Ь	4	d	d	9	d	d	÷		Set Z with state of specified bit in d
		#n,d		ď	-	d	lä	ď	ď	ď	ď	9	ď	ď	s	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
HK	W	s,Dn	-*טטט	e	-	s	s	s	s	s	s	S	s	S			Compare On with O and upper bound (s)
LR	BWL	d	-0100	d	-	d	d	d	В	d	d	d	-		•	D → q	Clear destination to zero
MP 4	BWL	s,Dn	-***	е	s ⁴	S	s	s	s	2	S	s	S	2	s ⁴	set CCR with Dn - s	Compare On to source
MPA 4	WL	s,An	-***	s	е	S	s	S	s	S	S	S	S	z	S	set CCR with An - s	Compare An to source
MPI 4	BWL	#n,d	_***	d	-	d	d	ď	d	d	d	d	-	-		set CCR with d - #n	Compare destination to #n
MPM⁴	BWL	(Ay)+,(Ax)+	_***	·	<u> -</u>	Ŀ	е		- 15	-		-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and
Bcc	W	Dn,addres ²		•	1-	-	_		-		-	-	-	-	-		Test condition, decrement and branch (16-bit ± offset to address)
ZV	W	s,Dn	-***0	е	-	S	S	S	S	S	S	S	S	S		±32bit On / ±16bit s → ±Dn	Dn= [16-bit remainder, 16-bit quotient]
VU	W	s,Dn	-***0	9	-	S	Z	S	S	S	S	S	2	S	S	32bit Dn / 16bit s → Dn	Dn= [16-bit remainder, 16-bit quotient]
		Dn,d	-**00 -**00	е	-	d	d	d	d	d	d	d		-		Dn XOR d → d	Logical exclusive OR On to destination
		#n,d	=====	d	-	d	d	d	d	d	d	d	•	-		#n XOR d → d	Logical exclusive OR #n to destination
DRI ⁴ DRI ⁴		#n,CCR #n,SR			-	_	•	-	_	-	-	-		-		#n XOR CCR → CCR #n XOR SR → SR	Logical exclusive OR #n to CCR
G G		Rx,Ry		е	е	-		-	-	-	-	_	-	-	S	#n xuk 3k → 3k register ←→ register	Logical exclusive OR #n to SR (Privilege
T		Dn Dn	-**00	d	-	<u> </u>	-		•	-	-	-	-	-	÷	Dn.B \rightarrow Dn.W Dn.W \rightarrow Dn.L	Exchange registers (32-bit only) Sign extend (change .8 to .W or .W to .L
EGAL	WL.	ווע		-		-		<u> </u>		-	_	-	-		÷	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
IP	-	d		/LU	-	d	_	_	d	d	В	d	d	d		↑d → PC	Jump to effective address of destination
R		d			-	ď	-		<u> </u>	ď	ď	ď	ď	- d	_	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address
A	$\overline{}$	s,An		123	е	S	_	-	s	s	s	S	S	s	-	$\uparrow s \rightarrow An$	Load effective address of s to An
ik	_	An,#n		•		-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP)$; $SP \rightarrow An$; $SP + \#n \rightarrow SP$	Create local workspace on stack (negative n to allocate space)
L	BWL	N _Y N _V	***0*	е	100	-	_)-			_	_	_		_	X-	Logical shift Dy, Dx bits left/right
R		#n.Dy d		q q		- d		- d	- -	- d	- d	- d	-	-	2		Logical shift Dy, #n bits L/R (#n: 1 to 8) Logical shift d 1 bit left/right (.W only)
IVE 4	BWL		-**00	е	s ⁴	В	e	e	е	е е	е	е.	S	s	s4	s > d	Move data from source to destination
IVE		s,CCR	=====	S		S	s	s	2	s	2	S	2	- 3		$s \rightarrow CCR$	Move source to Condition Code Register
VE		s,ccn s,SR		S	153	S	s	\$	<u> </u>	<u>s</u>	S	2	s	s		$s \rightarrow SR$	Move source to Status Register (Privileg
		SR,d		9	[15]	d	ď	ď	ď	ď	d	å		-		$SR \rightarrow d$	Move Status Register to destination
VF !		un.u	7.0		10000			-	1		-						areree regional to usaniianun
IVE IVE		USP,An			d	-	•	•	•	-	-	-		-	,	USP → An	Move User Stack Pointer to An (Privileg