

# 2.5 V / 3.3 V Dual Channel Programmable Clock/Data Delay with Differential LVPECL Outputs

# Multi-Level Inputs w/ Internal Termination NB6L295

The NB6L295 is a Dual Channel Programmable Delay Chip designed primarily for Clock or Data de–skewing and timing adjustment. The NB6L295 is versatile in that two individual variable delay channels, PD0 and PD1, can be configured in one of two operating modes, a Dual Delay or an Extended Delay.

In the Dual Delay Mode, each channel has a programmable delay section which is designed using a matrix of gates and a chain of multiplexers. There is a fixed minimum delay of 3.2 ns per channel.

The Extended Delay Mode amounts to the additive delay of PD0 plus PD1 and is accomplished with the Serial Data Interface MSEL bit set High. This will internally cascade the output of PD0 into the input of PD1. Therefore, the Extended Delay path starts at the  $IN0/\overline{IN0}$  inputs, flows through PD0, cascades to the PD1 and outputs through  $Q1/\overline{Q1}$ . There is a fixed minimum delay of 6 ns for the Extended Delay Mode.

The required delay is accomplished by programming each delay channel via a 3-pin Serial Data Interface, described in the application section. The digitally selectable delay has an increment resolution of typically 11 ps with a net programmable delay range of either 0 ns to 6 ns per channel in Dual Delay Mode; or from 0 ns to 11.2 ns for the Extended Delay Mode.

The Multi-Level Inputs can be driven directly by differential LVPECL, LVDS or CML logic levels; or by single ended LVPECL, LVCMOS or LVTTL. A single enable pin is available to control both inputs. The SDI input pins are controlled by LVCMOS or LVTTL level signals. The NB6L295 LVPECL output contains temperature compensation circuitry. This device is offered in a 4 mm x 4 mm 24-pin QFN Pb-free package. The NB6L295 is a member of the ECLinPS MAX™ family of high performance products.

# **Features**

- Input Clock Frequency > 1.5 GHz with 550 mV
   VOLTEP
- Input Data Rate > 2.5 Gb/s
- Programmable Delay Range: 0 ns to 6 ns per Delay Channel
- Programmable Delay Range: 0 ns to 11.2 ns for Extended Delay Mode
- Total Delay Range: 3.2 ns to 8.8 ns per Delay Channel
- Total Delay Range: 6 ns to 17 ns in Extended Delay Mode
- Monotonic Delay: 11 ps Increments in 511 Steps
- Linearity ± 20 ps, Maximum
- 100 ps Typical Rise and Fall Times

#### MARKING DIAGRAM\*



QFN-24 MN SUFFIX CASE 485L



A = Assembly Location

L = Wafer Lot Y = Year W = Work Week • = Pb-Free Package

(Note: Microdot may be in either location)

\*For additional marking information, refer to Application Note AND8002/D.

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 12 of this data sheet.

- 3 ps Typical Clock Jitter, RMS
- 20 ps Pk-Pk Typical Data Dependent Jitter
- LVPECL, CML or LVDS Differential Input Compatible
- LVPECL, LVCMOS, LVTTL Single-Ended Input Compatible
- 3-Wire Serial Interface
- Input Enable/Disable
- Operating Range:  $V_{CC} = 2.375 \text{ V}$  to 3.6 V
- LVPECL Output Level; 780 mV Peak-to-Peak, Typical
- Internal 50 Ω Input Termination Provided
- -40°C to 85°C Ambient Operating Temperature
- 24-Pin QFN, 4 mm x 4 mm
- These are Pb–Free Devices\*
- \*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.





Figure 1. Simplified Functional Block Diagram



**Table 1. PIN DESCRIPTION** 

Pin	Name	I/O	Description
1	VCC	Power Supply	Positive Supply Voltage for the Inputs and Core Logic
2	ĒN	LVCMOS/LVTTL Input	Input Enable/ Disable for both PD0 and PD1. LOW for enable, HIGH for disable, Open Pin Default state LOW (37 k $\Omega$ pulldown resistor). High forces Q LOW and $\overline{Q}$ HIGH.
3	SLOAD	LVCMOS/LVTTL Input	Serial Load; This pin loads the configuration latches with the contents of the shift register. The latches will be transparent when this signal is HIGH; thus, the data must be stable on the HIGH–to–LOW transition of S_LOAD for proper operation. Open Pin Default state LOW (37 k $\Omega$ pulldown resistor).
4	SDIN	LVCMOS/LVTTL Input	Serial Data In; This pin acts as the data input to the serial configuration shift register. Open Pin Default state LOW (37 $k\Omega$ pulldown resistor).
5	SCLK	LVCMOS/LVTTL Input	Serial Clock In; This pin serves to clock the serial configuration shift register. Data from SDIN is sampled on the rising edge. Open Pin Default state LOW (37 k $\Omega$ pulldown resistor).
6	VCC	Power Supply	Positive Supply Voltage for the Inputs and Core Logic
7	VT1		Internal 50 $\Omega$ Termination Pin for IN1
8	IN1	LVPECL, CML, LVDS Input	Non-inverted differential input. Note 1.
9	ĪN1	LVPECL, CML, LVDS Input	Inverted differential input. Note 1.
10	VT1		Internal 50 Ω Termination Pin for IN1
11	GND	Power Supply	Negative Power Supply
12	VCC1	Power Supply	Positive Supply Voltage for the Q1/Q1 outputs, channel PD1
13	Q1	LVPECL Output	Inverted Differential Output. Channel 1. Typically terminated with 50 $\Omega$ resistor to V <sub>CC1</sub> – 2.0 V.
14	Q1	LVPECL Output	Non–inverted Differential Output. Channel 1. Typically terminated with 50 $\Omega$ resistor to V <sub>CC1</sub> – 2.0 V.
15	VCC1	Power Supply	Positive Supply Voltage for the Q1/Q1 outputs, channel PD1
16	VCC0	Power Supply	Positive Supply Voltage for the Q0/Q0 outputs, channel PD0
17	Q0	LVPECL Output	Inverted Differential Output. Channel 0. Typically terminated with 50 $\Omega$ resistor to $V_{CC0}$ – 2.0 V.
18	Q0	LVPECL Output	Non–inverted Differential Output . Channel 0. Typically terminated with 50 $\Omega$ resistor to $V_{CC0}$ – 2.0 V.
19	VCC0	Power Supply	Positive Supply Voltage for the Q0/Q0 outputs, channel PD0
20	GND	Power Supply	Negative Power Supply
21	VT0		Internal 50 $\Omega$ Termination Pin for $\overline{\text{INO}}$
22	ĪN0	LVPECL, CML, LVDS Input	Inverted differential input. Note 1.
23	IN0	LVPECL, CML, LVDS Input	Noninverted differential input. Note 1.
24	VT0		Internal 50 $\Omega$ Termination Pin for IN0
-	EP	Ground	The Exposed Pad (EP) on the QFN–24 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat–sinking conduit. The pad is electrically connected to GND and must be connected to GND on the PC board.

<sup>1.</sup> In the differential configuration when the input termination pin (VTx/VTx) are connected to a common termination voltage or left open, and if no signal is applied on INx/INx input then the device will be susceptible to self–oscillation.

<sup>2.</sup> All VCC, VCC0 and VCC1 Pins must be externally connected to the same power supply for proper operation. Both VCC0s are connected to each other and both VCC1s are connected to each other: VCC0 and VCC1 are separate.

**Table 2. ATTRIBUTES** 

Characteris	itics	Value						
Input Default State Resistors	nput Default State Resistors							
ESD Protection	Human Body Model Machine Model	> 2 kV > 100V						
Moisture Sensitivity (Note 3)	QFN-24	Level 1						
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in						
Transistor Count	3094							
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test								

<sup>3.</sup> For additional information, see Application Note AND8003/D.

**Table 3. MAXIMUM RATINGS** 

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub> , V <sub>CC0</sub> , V <sub>CC1</sub>	Positive Power Supply	GND = 0 V		4.0	V
V <sub>IO</sub>	Positive Input/Output Voltage	GND = 0 V	$-0.5 \le V_{IO} \le V_{CC} + 0.5$	4.5	V
V <sub>INPP</sub>	Differential Input Voltage  INx - INx			V <sub>CC</sub> – GND	V
I <sub>IN</sub>	Input Current Through R <sub>T</sub> (50 Ω Resistor)			±50	mA
I <sub>OUT</sub>	Output Current (LVPECL Output)	Continuous Surge		50 100	mA mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction–to–Ambient) (Note 4)	0 lfpm 500 lfpm	QFN-24 QFN-24	37 32	°C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	(Note 4)	QFN-24	11	°C/W
T <sub>sol</sub>	Wave Solder Pb-Free			265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

4. JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 4. DC CHARACTERISTICS, MULTI-LEVEL INPUTS  $V_{CC} = V_{CC0} = V_{CC1} = 2.375 \text{ V to } 3.6 \text{ V}$ , GND = 0 V,  $T_A = -40 ^{\circ}\text{C}$  to +85°C

Symbol	Characteristic	Min	Тур	Max	Unit
POWER	SUPPLY CURRENT				•
I <sub>CC</sub>	Power Supply Current (Inputs, $V_{Tx}$ and Outputs Open) (Sum of $I_{CC}$ , $I_{CC0}$ , and $I_{CC1}$ )	110	140	170	mA
LVPECL	OUTPUTS (Notes 5 and 6, Figure 21)				•
V <sub>OH</sub>	Output HIGH Voltage $ \begin{array}{c} V_{CC} = V_{CC0} = V_{CC1} = 3.3 \text{ V} \\ V_{CC} = V_{CC0} = V_{CC1} = 2.5 \text{ V} \end{array} $	V <sub>CC</sub> - 1075 2225 1425	V <sub>CC</sub> – 950 2350 1550	V <sub>CC</sub> – 825 2475 1675	mV
V <sub>OL</sub>	Output LOW Voltage $V_{CC} = V_{CC0} = V_{CC1} = 3.3 \text{ V}$	V <sub>CC</sub> – 1825 1475	V <sub>CC</sub> – 1725 1575	V <sub>CC</sub> – 1625 1675	mV
	$V_{CC} = V_{CC0} = V_{CC1} = 2.5 \text{ V}$	V <sub>CC</sub> – 1825 675	V <sub>CC</sub> – 1725 775	V <sub>CC</sub> – 1600 900	
DIFFERE	ENTIAL INPUT DRIVEN SINGLE-ENDED (see Figures 10 and 11) (Note	e 7)			
$V_{th}$	Input Threshold Reference Voltage Range	1050		V <sub>CC</sub> – 150	mV
V <sub>IH</sub>	Single–Ended Input HIGH Voltage	V <sub>th</sub> + 150		V <sub>CC</sub>	mV
$V_{IL}$	Single–Ended Input LOW Voltage	GND		V <sub>th</sub> – 150	mV
$V_{ISE}$	Single-Ended Input Voltage Amplitude (V <sub>IH</sub> - V <sub>IL</sub> )	300		V <sub>CC</sub> – GND	mV
DIFFERE	ENTIAL INPUTS DRIVEN DIFFERENTIALLY (see Figures 12 and 13) (N	lote 8)			
$V_{IHD}$	Differential Input HIGH Voltage	1200		V <sub>CC</sub>	mV
$V_{ILD}$	Differential Input LOW Voltage	GND		V <sub>CC</sub> – 150	mV
$V_{ID}$	Differential Input Voltage Swing (INx, INx) (V <sub>IHD</sub> – V <sub>ILD</sub> )	150		V <sub>CC</sub> – GND	mV
$V_{CMR}$	Input Common Mode Range (Differential Configuration) (Note 9)	950		V <sub>CC</sub> – 75	mV
I <sub>IH</sub>	Input HIGH Current INx/INx, (VTn/VTn Open)	-150		150	μΑ
I <sub>IL</sub>	Input LOW Current IN/INX, (VTn/VTn Open)	-150		150	μΑ
SINGLE-	-ENDED LVCMOS/LVTTL CONTROL INPUTS				
$V_{IH}$	Single–Ended Input HIGH Voltage	2000		V <sub>CC</sub>	mV
$V_{IL}$	Single–Ended Input LOW Voltage	GND		800	mV
I <sub>IH</sub>	Input HIGH Current	-150		150	μΑ
I <sub>IL</sub>	Input LOW Current	-150		150	μΑ
TERMIN	ATION RESISTORS				
R <sub>TIN</sub>	Internal Input Termination Resistor	40	50	60	Ω

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 5. LVPECL outputs loaded with 50 Ω to V<sub>CC</sub> 2.0 V for proper operation.
  6. Input and output parameters vary 1:1 with V<sub>CC</sub>.
  7. V<sub>th</sub>, V<sub>IH</sub>, V<sub>IL</sub>, and V<sub>ISE</sub> parameters must be complied with simultaneously. V<sub>th</sub> is applied to the complementary input when operating in single–ended mode.
- V<sub>IHD</sub>, V<sub>ILD</sub>, V<sub>ID</sub> and V<sub>CMR</sub> parameters must be complied with simultaneously.
   V<sub>CMR</sub> (min) varies 1:1 with voltage on GND Pin, V<sub>CMR</sub> (max) varies 1:1 with V<sub>CC</sub>. The V<sub>CMR</sub> range is referenced to the most positive side of the differential input signal.

Table 5. AC CHARACTERISTICS  $V_{CC} = V_{CC0} = V_{CC1} = 2.375 \text{ V}$  to 3.6 V, GND = 0 V,  $T_A = -40^{\circ}\text{C}$  to +85°C (Note 10)

Symbol	Characteristic		Min			Тур			Max		Unit
f <sub>SCLK</sub>	Serial Clock Input Frequency, 50% Duty Cycle								20		MHz
V <sub>OUTPP</sub>	Output Voltage Amplitude (@ $V_{INPPmin}$ ) $f_{in} \le 1.5 \; GHz$ (Note 15) (See Figure 22)		530			780					mV
f <sub>DATA</sub>	Maximum Data Rate (Note 14)		2.5								Gb/s
t <sub>Range</sub>	Programmable Delay Range (@ 50 MHz)  Dual Mode IN0/IN0 to Q0/Q0 or IN1/IN1 to Q1/Q1  Extended Mode IN0/IN0 to Q1/Q1		0			5.7 11.2			6.9 13.7		ns
tskew	Duty Cycle Skew (Note 11) Within Device Skew – Dual Mode D[8:0] = 0 D[8:0] = 1		0			2 60 60			5 100 175		ps
L <sub>in</sub>	Linearity (Note 12)					±15			±20		ps
t <sub>s</sub>	Setup Time (@ 20 MHz) SDIN to SCLK SLOAD to SCLK EN to SDIN		0.5 1.5 0.5			0.3 1.0					ns
t <sub>h</sub>	Hold Time SDIN to SCLK SLOAD to SCLK EN to SLOAD		1.0 1.0 0.5			0.6					ns
t <sub>pwmin</sub>	Minimum Pulse Width SLOAD		1								ns
<sup>t</sup> JITTER	Random Clock Jitter RMS; SETMIN to SETMAX (Note 13) $f_{in} \leq 1.5 \text{ GHz}$ Dual Mode IN0/ $\overline{\text{IN0}}$ to Q0/ $\overline{\text{Q0}}$ or IN1/ $\overline{\text{IN1}}$ to Q1/ $\overline{\text{Q1}}$ Extended Mode IN0/ $\overline{\text{IN0}}$ to Q1/ $\overline{\text{Q1}}$ Deterministic Jitter; SETMIN to SETMAX (Note 14) $f_{\text{DAT-A}} \leq 2.5 \text{ Gbps}$ Dual Mode IN0/ $\overline{\text{IN0}}$ to Q0/ $\overline{\text{Q0}}$ or IN1/ $\overline{\text{IN1}}$ to Q1/ $\overline{\text{Q1}}$					3 6 20			10 20 30		ps
V <sub>INPP</sub>	Input Voltage Swing/Sensitivity (Differential Configuration) (Note 15)		150					Vo	<sub>CC</sub> – GN	ND	mV
t <sub>r,</sub> t <sub>f</sub>	Output Rise/Fall Times (@ 50 MHz), (20% – 80%) Qx, Qx		85			120			170		ps
			-40°C			+25°C			+85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay (@ 50 MHz)  Dual Mode	2.7 7.2 5.0 14.2	2.9 8.0	3.2 8.8 6.0	2.8 7.5 5.2 14.8	3.1 8.4 5.8 16.5	3.4 9.3 6.3 18.2	2.9 7.9	3.2 9.2	3.6 9.9 6.8	ns
A 4	D[8:0] = 1	14.2	15.2	17.1	14.8	10.5	10.2	15.6	16.4	19.6	n-
Δt	(Selected D Bit HIGH All Others LOW)  D0 HIGH D1 HIGH D2 HIGH D3 HIGH D4 HIGH D5 HIGH D6 HIGH D7 HIGH D7 HIGH D8 HIGH		9.6 19.4 40 81 167 338 678 1358 2715			8.7 19 42 85 175 355 714 1432 2861			11 24.4 52 99 196 389 774 1544 3074		ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

<sup>10.</sup> Measured by forcing  $V_{INPPmin}$  and  $V_{INPPmax}$  from a 50% duty cycle clock source,  $V_{CMR}$  (min and max). All loading with an external  $R_L = 50~\Omega$  to  $V_{CC}$ . See Figure 20. Input edge rates 40 ps (20% – 80%).

11. Duty cycle skew is measured between differential outputs using the deviations of the sum of  $T_{pw}$  and  $T_{pw}$  @ 0.5 GHz.

12. Deviation from a linear delay (actual Min to Max) in the Dual Mode 511 programmable steps.

<sup>13.</sup> Additive random CLOCK jitter with 50% duty cycle input clock signal.

<sup>14.</sup> NRZ data at PRBS23 and K28.5.

<sup>15.</sup> Input and output voltage swing is a single-ended measurement operating in differential mode.

# **Serial Data Interface Programming**

The NB6L295 is programmed by loading the 11–Bit SHIFT REGISTER using the SCLK, SDATA and SLOAD inputs. The 11 SDATA bits are 1 PSEL bit, 1 MSEL bit and 9 delay value data bitsD[8:0]. A separate 11–bit load cycle is required to program the delay data value of each channel, PD0 and PD1. For example, at powerup two load cycles will be needed to initially set PD0 and PD1; Dual Mode Operation as shown in Figures 3 and 4 and Extended Mode Operation as shown in Figures 5 and 6.

#### **DUAL MODE OPERATIONS**

		PD0	Progi	ramma	able D	Delay			Con Bi	trol ts				PD1	Progr	amma	able D	Delay			Con Bi		
0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0	0	Value	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0	1	Value
D8	D7	D6	D5	D4	D3	D2	D1	D0	MSEL	PSEL	Bit	D8	D7	D6	D5	D4	D3	D2	D1	D0	MSEL	PSEL	Bit
(MSI	B)									(LSB)	Name	(MSI	3)									(LSB)	Name

Figure 3. PDO Shift Register

Figure 4. PD1 Shift Register

#### **EXTENDED MODE OPERATIONS**

		PD0	Prog	ramm	able [	Delay			Con Bi	trol ts				PD1	Progi	ramm	able [	Delay			Con Bi	itrol its	
/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	1	0	Value	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	1	1	Value
8	D7	D6	D5	D4	D3	D2	D1	D0	MSEL	PSEL	Bit	D8	D7	D6	D5	D4	D3	D2	D1	D0	MSEL	PSEL	Bit
ИSE	3)									(LSB)	Name	(MSI	В)									(LSB)	Name

Figure 5. PDO Shift Register

Figure 6. PD1 Shift Register

Refer to Table 6, Channel and Mode Select BIT Functions. In a load cycle, the 11–Bit Shift Register least significant bit (clocked in first) is **PSEL** and will determine which channel delay buffer, either PDO (LOW) or PD1 (HIGH), will latch the delay data value D[8:0]. The **MSEL BIT** determines the Delay Mode. When set LOW, the Dual Delay Mode is selected and the device uses both channels independently. A pulse edge entering  $IN0/\overline{IN0}$  is delayed according to the values in PD0 and exits from  $Q0/\overline{Q0}$ . An input signal pulse edge entering  $IN1/\overline{IN1}$  is delayed according to the values in PD1 and exits from  $Q1/\overline{Q1}$ . When MSEL is set HIGH, the Extended Delay Mode is selected and an input signal pulse edge enters IN0 and  $\overline{IN0}$  and flows through PD0 and is extended through PD1 to exit at Q1 and  $\overline{Q1}$ . The most significant 9–bits, D[8:0] are delay value data for both channels. See Figure 7.

#### **Table 6. CHANNEL AND MODE SELECT BIT FUNCTIONS**

BIT Name	Function
PSEL	0 Loads Data to PD0
	1 Loads Data to PD1
MSEL	0 Selects Dual Programmable Delay Paths, 3.1 ns to 8.8 ns Delay Range for Each Path
	1 Selects Extended Delay Path from IN0/ĪN0 to Q1/Q1, 6.0 ns to 17.2 ns Delay Range; Disables Q0/Q0 Outputs, Q0–LOW, Q0–HIGH.
D[8:0]	Select one of 512 Delay Values




Figure 7. Serial Data Interface, Shift Register, Data Latch, Programmable Delay Channels

### **Serial Data Interface Loading**

Loading the device through the 3 input Serial Data Interface (SDI) is accomplished by sending data into the SDIN pin by using the SCLK input pin and latching the data with the SLOAD input pin. The 11-bit SHIFT REGISTER shifts once per rising edge of the SCLK input. The serial input SDIN must meet setup and hold timing as specified in the AC Characteristics section of this document for each bit and clock pulse. The SLOAD line loads the value of the shift register on a LOW-to-HIGH edge transition (transparent state) into a data Latch register and latches the data with a subsequent HIGH-to-LOW edge transition. Further changes in SDIN or SCLK are not recognized by the latched register. The internal multiplexer states are set by the PSEL and MSEL bits in the SHIFT register. Figure 6 shows the timing diagram of a typical load sequence.

Input  $\overline{EN}$  should be LOW (enabled) prior to SDI programming, then pulled HIGH (disabled) during programming. After programming, the  $\overline{EN}$  should be returned LOW (enabled) for functional delay operation.

The disabling of  $\overline{\text{EN}}$  (HIGH) forces Qx LOW and  $\overline{\text{Qx}}$  HIGH and is included during programming to prevent (or mask out) any potential runt pulses or extended pulses which might occur in the internal delay gates programming switching, but it is not required for programming.




Figure 8. SDI Timing Diagram

Table 7 shows theoretical values of delay capabilities in both the Dual Delay Mode and in the Extended Delay Modes of operation.

Table 7. EXAMPLES OF THEORETICAL DELAY VALUES FOR PD0 AND PD1 IN DUAL MODE

INPUTS:  $INO/\overline{INO}$ ,  $IN1/\overline{IN1}$ , OUTPUTS:  $QO/\overline{QO}$ , Q1,  $\overline{Q1}$ 

		Dual Mode				
PD1 D[8:0]	(Decimal)	PD0 D[8:0]	(Decimal)	MSEL	PD0 Delay* (ps)	PD1 Delay* (ps)
000000000	(0)	000000000	(0)	0	0	0
000000000	(0)	00000001	(1)	0	11	0
000000000	(0)	00000010	(2)	0	22	0
000000000	(0)	000000011	(3)	0	33	0
000000000	(0)	000000100	(4)	0	44	0
000000000	(0)	000000101	(5)	0	55	0
000000000	(0)	000000110	(6)	0	66	0
000000000	(0)	000000111	(7)	0	77	0
000000000	(0)	000001000	(8)	0	88	0
	<u> </u>	•	1.		•	•
		•			•	:
000000000	(0)	000010000	(16)	0	176	0
000000000	(0)	000100000	(32)	0	352	0
000000000	(0)	001000000	(64)	0	704	0
00000000	(0)	111111101	(509)	0	5599	0
000000000	(0)	111111110	(510)	0	5610	0
00000000	(0)	111111111	(511)	0	5621	0

<sup>\*</sup>Fixed minimum delay not included

Table 8. EXAMPLES OF THEORETICAL DELAY VALUES FOR PD0 AND PD1 IN EXTENDED MODE

INPUTS:  $INO/\overline{INO}$ ,  $IN1/\overline{IN1}$ , OUTPUTS:  $QO/\overline{QO}$ , Q1,  $\overline{Q1}$ 

	Exter	nded Delay Mode					
PD1 D[8:0]	(Decimal)	PD0 D[8:0]	(Decimal)	MSEL	PD0* (ps)	PD1* (ps)	Total Delay* (ps)
000000000	(0)	000000000	(0)	1	0	0	0
00000000	(0)	00000001	(1)	1	0	11	11
00000000	(0)	00000010	(2)	1	0	22	22
00000000	(0)	00000011	(3)	1	0	33	33
		•			•	•	•
		•					
00000000	(0)	111111101	(509)	1	0	5599	5599
000000000	(0)	111111110	(510)	1	0	5610	5610
000000000	(0)	111111111	(511)	1	0	5621	5621
00000001	(1)	111111111	(511)	1	11	5621	5632
00000010	(2)	111111111	(511)	1	22	5621	5643
		•			•	•	•
111111100	(508)	111111111	(511)	1	5588	5621	11209
111111101	(509)	111111111	(511)	1	5599	5621	11220
111111110	(510)	111111111	(511)	1	5610	5621	11231
111111111	(511)	111111111	(511)	1	5621	5621	11242

<sup>\*</sup>Fixed minimum delay not included




Figure 9. Input Structure




Figure 10. Differential Input Driven Single-Ended




Figure 11. V<sub>th</sub> Diagram




Figure 12. Differential Inputs Driven Differentially




Figure 13. Differential Inputs Driven Differentially




Figure 14. V<sub>CMR</sub> Diagram




Figure 15. AC Reference Measurement




Figure 16. LVPECL Interface




Figure 17. LVDS Interface




Figure 18. CML Interface, Standard 50  $\Omega$  Load




Figure 19. Capacitor–Coupled Differential Interface ( $V_Tx/V_Tx$  Connected to  $V_{REFAC}$ ;  $V_{REFAC}$  Bypassed to Ground with 0.1  $\mu$ F Capacitor)




Figure 20. Capacitor–Coupled Single–Ended Interface ( $V_Tx/V_Tx$  Connected to External  $V_{REFAC}$ ;  $V_{REFAC}$  Bypassed to Ground with 0.1  $\mu$ F Capacitor)




Figure 21. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D – Termination of ECL Logic Devices.)




Figure 22. Output Voltage Amplitude (V<sub>OUTPP</sub>) vs. Output Frequency at Ambient Temperature (Typical)


# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NB6L295MNG	QFN-24 (Pb-free)	92 Units / Rail
NB6L295MNTXG	QFN-24 (Pb-free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ECLinPS MAX is trademark of Semiconductor Components Industries, LLC (SCILLC).





0.10 C A B

0.05 C NOTE 3

**DATE 05 JUN 2012** 

#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 114.5M, 1994.

  2 CONTROLLING DIMENSION: MILLIMETERS.

  3 DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIN	IETERS							
DIM	MIN	MAX							
Α	0.80	1.00							
A1	0.00	0.05							
A3	0.20 REF								
b	0.20	0.30							
D	4.00 BSC								
D2	2.70	2.90							
Е	4.00	BSC							
E2	2.70	2.90							
е	0.50 BSC								
L	0.30	0.50							
L1	0.05	0.15							

## **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code

= Assembly Location Α

= Wafer Lot L Υ = Year

W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)


\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

#### **RECOMMENDED SOLDERING FOOTPRINT**

**BOTTOM VIEW** 

е

e/2



\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON11783D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	QFN24, 4X4, 0.5P		PAGE 1 OF 1

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

