

CoreNeuron


Journey to Eurohack 2015

Blue Brain Project



Comprehensive approach to systematically create unifying models of brain circuits by

- reverse engineering biological components
- construction of math models of the biophysics









48 Racks, MIRA, ANL 3.14m threads, 260m neurons May 2015



28 Racks, JUQUEEN, Juelich 1.8m threads, 160m neurons Feb 2015



4 Racks, BBP IV, Lugano 262k threads, 10m neurons Dec 2014



Preparation: Before the workshop

• Preparing simulation dataset

- Compilation with Cray, Intel and PGI
 - fixing Random123 issue with cray

- Profiling on host / sandybridge
 - verify the cpu performance with




What to offload?



CoreNeuron Simulator

- Stimulus, Solver: 5-8%
- Channel State update: 90%





Porting Challenges




Porting Challenges: Data Structure

```
typedef struct NrnThread {
    double _t;
    double _dt;
    double Ci;
    NrnThreadMembList* tml;
    int ncell; /* analogous to old rootnodecount */
                /* 1 + position of last in v_node a
    int id; /* this is nrn_threads[id] */
    int _stop_stepping; /* delivered an all threa
    double* _actual_rhs;
    double* _actual_d;
    double* actual a;
    double* _actual_b;
    double* _actual_v;
    double* _actual_area;
    int* _v_parent_index;
    Node** _v_node;
    Node** v parent;
    char* _sp13mat; /* handle to general sparse mar
    Memb_list* _ecell_memb_list; /* normally 
    void* _VCV; /* replaces old cvode_instance and
#if 1
    double _ctime; /* computation time in seconds (
#endif
    NrnThreadBAList* tbl[BEFORE_AFTER_SIZE]
    hoc_List* roots; /* ncell of these */
    Object* userpart; /* the SectionList if this
} NrnThread;
```

```
typedef struct Memb_list {
    Node** nodelist:
#if CACHEVEC != 0
    /* nodeindices contains all nodes this extension is responsible for.
    * ordered according to the matrix. This allows to access the matrix
    * directly via the nrn actual * arrays instead of accessing it in the
    * order of insertion and via the node-structure, making it more
    * cache-efficient */
    int *nodeindices:
#endif /* CACHEVEC */
    double** data;
    Datum** pdata;
    Prop** prop;
                    //DIMENSION IS nodecount
    Datum* _thread; /* thread specific data (when static is no good) */
    int nodecount:
} Memb list;
typedef union Datum {
                        /* interpreter stack type */
    double val;
    Symbol *sym;
    int i;
    double *pval; /* first used with Eion in NEURON */
    HocStruct Object **pobj;
    HocStruct Object *obj; /* sections keep this to construct a name */
             **pstr;
    char
    HocStruct hoc_Item* itm;
    hoc List* lst;
    void* _pvoid;
                     /* not used on stack, see nrnoc/point.c */
} Datum;
```

Challenges: Data Structure & Lots of Kernels








Hackathon Development




Two teams

MiniApp Benchmark



Data Struct Workflow





```
_PRAGMA_FOR_VECTOR_LOOP_
for( i = 0; i < count; i++) {
   int idx = node_index[i];
   v = vec[idx];

   p3[i] = data[ion_index[i]];

   double gNaTs2 = p0[i]*p1[i]*p1[i]*p1[i]*p2[i];
   double ina = gNaTs2*(v-p3[i]);

   data[ion_index1[i]] += gNaTs2;
   data[ion_index2[i]] += ina;

   vec_rhs[idx] -= ina;</pre>
```

wrap OpenACC and autovectorisation related pragmas


OpenACC API's to copy the complex data structure




Results

Node to node comparison






- Single thread offloading kernels from CPU
- Host node 1.5x faster compare to single GPU



Individual kernels

Why GPU code slower?





Multiple threads offloading to GPU **CENTER FOR BRAIN SIMULATION** with streams 10 10 8 8 Simulation Time(Sec) #Simulation Time 5.656 6 4.8 4.1 3.21 3.4 2 0 final version 0 2 6 8 ■Host ■GPU #Threads on CPU(Streams) *timeline_thread_str *timeline_thread_str 📞 *timeline_thread_str 🛭 *timeline_thread_str *marker.nvprof 175 s 1.225 s 1.25 s □ Driver API - Thread 3489527552 □ Driver API □ Profiling Overhead [0] Tesla K20X Context 1 (CUDA) + Compute Streams Default └ Stream 14 └ Stream 15

└ Stream 16

L Stream 17

L Stream 18

└ Stream 19



Compiler Issues



- Cray
 - copy(vec[0:asdfgh]

- PGI
 - vectorization & inlining

- Streams
 - only default stream being used for memcpy?



Next Steps



Ported kernels with OpenACC shows very good speedup compare to CPU (node to node comparison). In order to improve performance:

Stimulus injection on GPU

• Solver

• Other small routines for spike activity