




First Intel® Xeon Phi™ Coprocessor Technology Conference, iXPTC 2013 New York, NY | March 13-14th, 2013

MPSS – The Software Stack

Ravi Murty, Intel ravi.murty@intel.com



Legal Disclaimer

- INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPETY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL® PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
- Intel may make changes to specifications and product descriptions at any time, without notice.
- All products, dates, and figures specified are preliminary based on current expectations, and are subject to change without notice.
- Intel, processors, chipsets, and desktop boards may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available on request.
- Sandy Bridge and other code names featured are used internally within Intel to identify products that are in development and not yet publicly announced for release. Customers, licensees and other third parties are not authorized by Intel to use code names in advertising, promotion or marketing of any product or services and any such use of Intel's internal code names is at the sole risk of the user
- Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more information go to http://www.intel.com/performance
- Intel, Core, Xeon, VTune, Cilk, Intel and Intel Sponsors of Tomorrow. and Intel Sponsors of Tomorrow. logo, and the Intel logo are trademarks of Intel Corporation in the United States and other countries.
- *Other names and brands may be claimed as the property of others.
- Copyright ©2011 Intel Corporation.
- Hyper-Threading Technology: Requires an Intel® HT Technology enabled system, check with your PC manufacturer. Performance will vary depending on the specific hardware and software used. Not available on all Intel® Core™ processors. For more information including details on which processors support HT Technology, visit http://www.intel.com/info/hyperthreading
- Intel® 64 architecture: Requires a system with a 64-bit enabled processor, chipset, BIOS and software. Performance will vary depending on the specific hardware and software you use. Consult your PC manufacturer for more information. For more information, visit http://www.intel.com/info/em64t
- Intel® Turbo Boost Technology: Requires a system with Intel® Turbo Boost Technology capability. Consult your PC manufacturer. Performance varies depending on hardware, software and system configuration. For more information, visit http://www.intel.com/technology/turboboost




Agenda

- Section 1: The System SW Stack
 - Card OS
 - Symmetric Communications Interface (SCIF)
 - Code Examples
- Section 2: Compiler Runtimes
 - Coprocessor Offload Infrastructure (COI)
 - Code Examples
- Section 3: Coprocessor Communication Link (CCL)
 - IB-SCIF
 - CCL Direct and Proxy
 - MPI Dual-DAPL
- Section 4: Heterogeneous Programming with Offload
 - Code Examples



Intel® Xeon Phi™ Coprocessor Arch – System SW Perspective


- Large SMP UMA machine a set of x86 cores to manage
 - 4 threads and 32KB L1I/D, 512KB L2 per core
 - Supports loadable kernel modules we'll talk about one today
- Standard Linux kernel from kernel.org
 - 2.6.38 in the most recent release
 - Completely Fair Scheduler (CFS), VM subsystem, File I/O
- Virtual Ethernet driver
 – supports NFS mounts from Intel® Xeon Phi™
 Coprocessor
- New vector register state per thread for Intel® IMCI
 - Supports "Device Not Available" for Lazy save/restore
- Different ABI uses vector registers for passing floats
 - Still uses the x86_64 ABI for non-float parameter passing (rdi, rsi, rdx ..)




Card OS

- Bootstrap
 - Memory training
 - Build MP Table, e820 map, load image in memory (bzImage)
 - Jump to 32-bit protected mode entry point in the kernel
- It's *just* Linux with some minor modifications:
 - IPI format, local APIC calibration, no support for compatibility mode (CSTAR)
 - No global bit in PTE/PDE entries.
 - IOAPIC programmed via MMIO
 - Instructions not supported: cmov, in/out, monitor/mwait, fence
 - No support for MMX/SSE registers
 - Save/restore of vector state via DNA (CR0.TS=1)

Execution Modes



- Card is an SMP machine running Linux
- Separate executables run on both MIC and Xeon
 - e.g. Standalone MPI applications
- No source code modifications most of the time
 - Recompile code for Xeon Phi™
 Coprocessor
- Autonomous Compute Node (ACN)



Offload

- "main" runs on Xeon
- Parts of code are offloaded to MIC
- Code that can be
 - Multi-threaded, highly parallel
 - Vectorizable
 - Benefit from large memory BW
- Compiler Assisted vs. Automatic
 - #pragma offload (...)

Native is Easy

- Cross compile your application for k1om arch
 - Intel C/C++ and Fortran compiler, k1om aware GCC port.
 - Binutils for k1om e.g. objdump
 - LSB glibc, libm, librt, libcurses etc.
 - Busybox minimal shell environment
- Virtual Ethernet driver allows:
 - ssh, scp
 - NFS mounts

You still have to spend time parallelizing and vectorizing your application for performance on Intel® Xeon Phi™ Coprocessor

"Hello World"

```
_ D X
mic@localhost:~
[mic@localhost ~]$ cat test.c
#include <stdio.h>
#include <string.h>
#define TWO MB 2 * 1024 * 1024
int
main()
  char *p;
  p = malloc(TWO MB);
  if (p == NULL) {
      printf("malloc failed!?! \n");
       return (-1);
   printf("malloc returned (%p) \n", p);
  memset(p, 'a', TWO MB);
   return (0);
 [mic@localhost ~]$ icc -mmic test.c -o test
[mic@localhost ~]$ scp test mic0:
                                                                                        100%
                                                                                               27KB 27.4KB/s
                                                                                                                00:00
[micelocalhost ~]$ ssh mic0
[mic@mic0 mic]$ uname -a
Linux mic0.local 2.6.34.11-g65c0cd9 \#2 SMP Tue Dec 11 14:34:04 PST 2012 k1om k1om k1om GNU/Linux
[mic@mic0 mic]$ ./test
malloc returned (0x7fa6ad144010)
[mic@mic0 mic]$
```


Performance Considerations for Native

- Single vs. Multi-threaded application:
 - Scalability is important
- Scalar vs. Vector code
- Explicit cache management

SW prefetching and evicting

	Frequency	cores	vector width
Xeon	2.6	16	8
Xeon Phi™ Coprocessor	1.09	61	16

Intel® Xeon Phi[™] Coprocessor has a Fused Multiply Add (FMA) for 2x flops/cycle



System topology and Thread Affinity

```
APIC ID 0 1 2 3 240 241 242 243

SW ID 1 2 3 4 5 6 7 8 0 241 242 243
```

```
rocessor
                : 0
                  GenuineIntel
cou family
                : 11
nodel
                : 1
                : 0b/01
nodel name
stepping
cpu MHz
                : 1090.908
cache size
                : 512 KB
physical id
                : 244
siblings
                 60
cpu cores
                : 61
                 240
initial apicid : 240
fpu exception
cpuid level
                : yes
flags
                : fpu vme de pse tsc msr pae mce cx8 apic mtrr
bogomips
                : 2171.55
clflush size
                : 64
cache alignment : 64
address sizes : 40 bits physical, 48 bits virtual
ower management:
processor
                 . GenuineIntel
cpu family
model name
                : 0b/01
stepping
                : 1090.908
cpu MHz
                : 512 KB
cache size
physical id
                : 0
core id
apicid
                : 0
initial apicid
                : 0
                 : yes
fpu_exception
```

- Why threads sharing L1 and L2 cache
- sched_affinity/pthread_setaffinity_np or KMP_AFFINITY=proclist=[...]
- But is your affinity correct or expected?
 - KMP_AFFINITY=explicit, proclist=[0-243]

```
OMP internal thread 0 -> CPU # 0
OMP internal thread 1 -> CPU # 1
OMP internal thread 2 -> CPU # 2
...
OMP internal thread 243 -> CPU # 243
```

KMP_AFFINITY=explicit,proclist[1-243, 0]?

Memory - Huge Pages and Pre-faulting

- IA processors support multiple page sizes; commonly 4K and 2MB
- Some applications will benefit from using huge pages
 - Applications with sequential access patterns will improve due to larger TLB "reach"
- TLB miss vs. Cache miss
 - TLB miss means walking the 4 level page table hierarchy
 - Each page walk could result in additional cache misses
 - TLB is a scarce resource and you need to "manage" them well
- On Intel® Xeon Phi[™] Coprocessor
 - 64 entries for 4K, 8 entries for 2MB
 - Additionally, 64 entries for second level DTLB.
 - Page cache for 4K, L2 TLB for 2MB pages
- Linux supports huge pages CONFIG_HUGETLBFS
 - 2.6.38 also has support for Transparent Huge Pages (THP)
- Pre-faulting via MAP_POPULATE flag to mmap()



Clocksource and gettimeofday()

- A "clocksource" is a monotonically increasing counter
- Intel® Xeon Phi[™] Coprocessor has three clocksources
 - jiffies, tsc, micetc
- The Local APIC in each HW thread has a timer (HZ)
 - jiffies is a good clocksource, but very low resolution
- TSC is a good clocksource
 - But TSC is not frequency invariant and non-stop
 - Future release will use another clocksource to fix this.
- Elapsed Time Counter (ETC) that is frequency invariant
 - Expensive when multiple gettimeofday() calls involves an MMIO read
- Recommend using "clocksource = tsc" on kernel command line
- > cat sys/devices/system/clocksource/clocksource0/current_clocksource tsc
- > cat sys/devices/system/clocksource/clocksource0/available_clocksource micetc tsc

Coprocessor Offload Programming – The Big Picture declaract(mic)) int numElects = 100:

Offload Compiler (compiler assisted offload)

```
__declspec(target(mic)) int numFloats = 100;
__declspec(target(mic)) float input1[100], input2[100];
__declspec(target(mic)) float output[100];
pragma offload target(mic) in(input1, input2, numFloats) out (output) {
    for(int j=0; j<numFloats; j++) {
        output[j] = input1[j] + input2[j];
    }
}</pre>
```

COI Runtime


```
COIProcessCreateFromFile( ... );
COIBufferCreate( ... );
...
COIPipelineRunFunction ( ... );
```

SCIF

```
scif_vwriteto( ... );
scif_send( ... );
scif_recv( ... );
scif_vreadfrom( ... );
```

Symmetric Communications Interface (SCIF)






SCIF Introduction

- Primary goal: Simple, efficient communications interface between "nodes"
 - Symmetric across Xeon host and Xeon Phi™ Coprocessor cards
 - User mode (ring 3) and kernel mode (ring 0) APIs
 - Each has several mode specific functions
 - Otherwise virtually identical
 - Expose/leverage architectural capabilities to map host/card mapped memory and DMA engines
- Support a range of programming models
- Identical APIs on Linux and Windows


SCIF Introduction (2)

- Fully connected network of SCIF nodes
 - Each SCIF node communicates directly with each other node through the PCIe root complex
- Nodes are physical endpoints in the network
 - Xeon host and Xeon Phi[™]
 Coprocessor cards are SCIF nodes
- SCIF communication is *intra-platform*
- Key concepts:
 - SCIF drivers communicate through dedicated queue pairs
 - one "ring0 QP" for each pair of nodes
 - A receive queue (Qij) in each node is directly written to from the other node.
 - Interrupt driven, relatively low latency



SCIF - Terminology

- A SCIF port is a logical destination on a node
 - (Node, port) pair analogous to a TCP/IP address... 192.168.1.240:22
- An endpoint is a logical entity, bound to a port (endpoint ≈ socket), and through which a process:
 - Accepts connection requests (listening endpoint), OR
 - Communicates with another process (connected endpoint)
- A connection is a pair of connected endpoints
- An endpoint can be connected to only one other endpoint
- A process may create an arbitrary number of connections
- Connected endpoints are typically on different nodes but may be on the same node (loopback)



SCIF API: Connection

- Connection establishment between processes
- scif_epd_t scif_open(void)
- int scif_bind(scif_epd_t epd, uint16_t pn)
- int scif_listen(scif_epd_t epd, int backlog)
- int scif_connect(scif_epd_t epd, struct scif_portID *dst)
- int scif_accept(scif_epd_t epd, struct scif_portID *peer, scif_epd_t *newepd, int flags)
- int scif_close(scif_epd_t epd)

SCIF – Connection API example

```
/* scif open : creates an end point, when successful returns end pt descriptor */
              if ((epd = scif open()) < 0) {
if ((epd = scif
              /* scif bind : binds an end pt to a port no */
              if ((conn_port = scif_bind(epd, req_port)) < 0) {</pre>
  /* scif bir
   * to whic
   */
  if ((conn_
               printf("scif bind to port %d success\n", conn port);
               /* scif listen: marks an end pt as listening end and returns, when successful returns 0. */
               if (scif listen(epd, backlog) != 0) {
  printf("sci
  /* scif co
   * the pee
              /* scif accept: accepts connection requests on listening end pt */
              if (scif_accept(epd, &portID, &newepd, SCIF_ACCEPT_SYNC) != 0) {
  if (scif cor
              printf("accepted connection request from node:%d port:%d\n", portID.node, portID.port);
```

SCIF API: Messaging

- Send/Recv messages between connected endpoints. Good for nonlatency/BW sensitive messages between end-points.
- Two sided communication
- int scif_send(scif_epd_t epd, void *msg, size_t len, int flags);
- int scif_recv(scif_epd_t epd, void *msg, size_t len, int flags);

SCIF – Messaging API example

```
recv buf = (char *)malloc(msg size);
                                           memset(recv_buf, 0x0, msg_size);
/st send & recv small data to verify the
                                           curr addr = recv_buf;
 * scif_send : send messages betweer
                                           curr_size = msg_size;
* returns after sending entire msg ur
                                           while ((no_bytes = scif_recv(epd, curr_addr, curr_size, block)) >= 0) {
* only those bytes that can be sent w
                                               curr_addr = curr_addr + no_bytes;
*/
                                               curr size = curr size - no bytes;
send buf = (char *)malloc(msg size);
                                               if(curr size == 0)
memset(send_buf, 0xbc, msg_size);
                                                    break;
curr addr = send buf;
curr size = msg size;
                                           if (no bytes < 0) {
while ((no_bytes = scif_send(epd, cur
       curr addr = curr addr + no b
       curr size = curr size - no byte
       if(curr size == 0)
            break;
if (no bytes < 0) {
```

SCIF API: Registration

- Exposes local physical memory for remote access via a local Registered Address Space
- off_t scif_register(scif_epd_t epd, void *addr, size_t len, off_t offset, int prot_flags, int map_flags);
- int scif_unregister(scif_epd_t epd, off_t offset, size_t len);


What is Memory Registration?

- Registration exposes local physical memory for remote access
- RMAs and other operations on remote memory are performed with registered addresses
- Each connected endpoint has a local registered address space (RAS).
 - Registration creates a registered window (window) that is a mapping from a range, W, of the RAS of some endpoint to the set of physical pages, P, backing some range, VA, of virtual address space
 - Physical pages are pinned as long as the window exists
- The registered address space of the peer endpoint is the remote RAS
 - Internally each endpoint has a copy of its peer's registered address space (the window mapping information)
 - This allows very efficient RMAs since both the local and remote physical pages addresses are available locally




Virtual Address Space

Physical Address Space



Memory Registration (2)

 A window continues to represent the same physical pages even if the VA range is remapped or unmapped



- scif_unregister() makes a window unavailable for subsequent RMA's, mappings
 - A window exists, and (therefore) the pages it represents remain pinned, as long as there are references against it:
 - In-process RMAs
 - scif_mmap()'d by the peer node.
 - Only after all references are removed is the unregistered window deleted

SCIF API: Mapping Remote Memory


- Maps remote physical memory pages into local virtual address space of process
- void *scif_mmap(void *addr, size_t len, int prot, int flags, scif_epd_t epd, off_t offset);
- int scif_munmap(void *addr, size_t len);

SCIF Example: Registration/mmap

```
/* addresses in VAS & RAS must be multiple of page size */
if ((err = posix memalign(&bu
                                /* scif mmap: maps pages in VAS starting at pa to remote window starting
                                 * at buffer.offset where pa is a function of buffer.self addr & msg size.
                                 * successful mapping returns pa, the address where mapping is placed
memset(buffer->self_addr, 0xl
                                 */
                                if ((buffer->peer addr = scif mmap(buffer->self addr,
/* scif register : marks a mem
 * a function of suggested off
                                                  msg_size,
 * buffer.self addr. Successful
                                                  SCIF PROT READ | SCIF PROT WRITE,
 * is placed
                                                   SCIF MAP FIXED,
                                                   epd,
                                                  buffer->offset)) == MAP FAILED) {
if ((buffer->offset = scif registe
                 buffer->self
                  msg size,
                                 else {
                  suggested
                                     printf("mapped buffers at address 0x%lx\n",
                  SCIF PROT
                  SCIF MAP
                                                   (unsigned long)buffer->peer addr);
                                /* we know have buffer->peer addr to read/write to – for e.g. memcpy() */
printf("registered buffers at ac
```


SCIF results: memcpy using scif_mmap() pointers – Xeon vs. Xeon Phi™ Coprocessor

scif_mmap() memcpy on 2.6GHz SNB and 1.1GHz B1 KNC



SCIF results: memcpy using scif_mmap() pointers – Xeon vs. Xeon Phi™ Coprocessor

scif_mmap() memcpy on 2.6GHz SNB and 1.1GHz B1 KNC



Remote Memory Access

- One-sided communication model
 - Initiator must know the source and destination "address"
 - RMAs are performed in the context of a connection specified by a local endpoint
 - Remote address range is always within a registered window of the peer endpoint
 - Local address can be in local endpoint's registered window or a virtual address range
- Supports DMA or CPU based (memcpy) transfers (is there a cross over chart?)
 - DMA transfers definitely faster for large transfers
 - CPU based transfers may be faster for small transfers
- New flags
 - SCIF RMA USECACHE
 - SCIF RMA SYNC
 - SCIF RMA ORDERED

SCIF API: Remote Memory Access and Synchronization

- int scif_readfrom(scif_epd_t epd, off_t loffset, size_t len, off_t roffset, int rma_flags);
- int scif_writeto(scif_epd_t epd, off_t loffset, size_t len, off_t roffset, int rma_flags);
- int scif_vreadfrom(scif_epd_t epd, off_t *addr, size_t len, off_t roffset, int rma_flags);
- int scif_vwriteto(scif_epd_t epd, off_t *addr, size_t len, off_t roffset, int rma_flags);
- int scif_fence_mark(scif_epd_t epd, int flags, int *mark);
- int scif_fence_wait(scif_epd_t epd, int mark);
- int scif_fence_signal(scif_epd_t epd, off_t loff, uint64_t lval, off_t roff, uint64_t rval, int flags)

SCIF Example: Remote Memory Access


```
/* scif vwriteto: copies msg size bytes from local Virtual Addr Space to remote Registered Addr Space. */
if ((err = scif vwriteto(epd,
            buffer.self_addr, /* local VAS addr */
            msg size,
            remote_offset, /* remote RAS offfset */
             (use cpu?RMA USECPU:0) | SCIF RMA SYNC))) {
/* scif vreadfrom : copies msg size bytes from remote Registered Addr Space to local Virtual Addr Space. */
if ((err = scif vreadfrom(epd,
            buffer.self addr, /* local VAS addr */
            msg size,
            remote_offset, /* remote RAS offfset */
             (use cpu?RMA USECPU:0) | SCIF RMA SYNC))) {
```

SCIF – Performance Considerations

- Choosing the right API
 - Simple messaging: scif_send()/recv(),
 - Bulk transfers: scif_(v)readfrom()/(v)writeto(),
 - Low latency paths from ring3: scif_mmap()
- How do you want to move your bytes? DMA vs. CPU
 - DMA is good for large buffers
 - Cost of programming DMA transfers + ring transition might be too high for small buffers - use CPU or scif_mmap()
- Where do you want to initiate the transfer from? Host vs. Card
 - Programming DMA engine is efficient from the host because single threaded perf of Xeon is higher
- Lastly, buffer Alignment matters for buffer transfers to/from Intel® Xeon Phi™ Coprocessor
- Internal SCIF optimization: Registration Caching
 - scif_vreadfrom()/scif_vwriteto() implicitly register regions, but registration is expensive
 - We avoid re-registration over and over again by "caching" the (va, len)

SCIF Results - Use DMA or CPU?

Host Initiated Transfers via scif_writeto()




Buffer Size

——CPU writeto (host to device) ——DMA writeto (host to device)


SCIF Results – Use DMA or CPU? (2)

Host Initiated Transfers via scif_writeto()




——CPU writeto (host to device) ——DMA writeto (host to device)

Moving Bytes with DMA





DMA engine can only move 64B cachelines


DMA alignment results



Case3: CU + MU (16, 84)







(x, y) - x =source offset, y =destination offset

CA - Cacheline Aligned


CU - Not Cacheline Aligned

MA – Mutually Aligned between source and destination buffers

MU – Mutually Mis-aligned between source and destination buffers

Coprocessor Offload Infrastructure (COI)






COI Introduction

- COI provides a set of APIs to simplify development for tools/apps using offload accelerator models
 - Simplifies running application on the Intel® Xeon Phi™ Coprocessor
 - Loading and launching device code without needing SSH passwords, NFS mounts, etc.
 - Simplifies asynchronous execution and data transfer
 - Can set up dependencies between asynchronous code execution and data movement
 - Device parallelism keeps the host, DMA engines and Phi device busy at the same time
 - Simplifies Resource Management
 - Automatically manages buffer space by reserving memory and evicting data as needed
 - Simplest way to get the best performance
 - COI includes features such as pinned buffers and same address buffers which make it easy to offload existing applications


COI Terminology

- COI allows commands to be sent from a "source" to a "sink"
 - Commands are asynchronous function invocations ("run functions")
 - "Source" is where "run functions" are initiated
 - "Sink" is where "run functions" are executed
- A typical COI application is comprised of a source application and a sink offload binary
- The sink binary is a complete executable
 - Not just a shared library
 - Starts executing from main when it is loaded
- COI automatically loads dependent libraries prior to starting the offload binary on the sink
- COI has a coi_daemon that spawns sink processes and waits for them to exit



Host and Device Parallelism with COI

This of the instruction execution pipeline - Hennessy and Patterson



COI APIs – First glance

- COI exposes four major abstractions:
 - Use the simplest layer or add additional capabilities with more layers as needed
 - Each layer intended to interoperate with other available lower layers (e.g. SCIF)
- Enumeration: COI Engine, COI SysInfo
 - Enumerate HW info; cards, APIC, cores, threads, caches, dynamic utilization
- Process Management: COI Process (requires COI Engine)
 - Create remote processes; loads code and libraries, start/stop
- Execution Flow: COIPipeline (requires COIProcess)
 - COIPipelines are the RPC-like mechanism for flow control and remote execution
 - Can pass up to 32K of data with local pointers
- Data and Dependency Management: **COI Buffer**, **COI Event** (requires COI Pipeline)
 - COIBuffers are the basic unit of data movement and dependence management
 - COIEvent optionally used to help manage dependences
 - COIBuffers and COIEvents are typically used with Run Functions executing on COIPipelines



API: COIEngine

- Abstracts the devices in the system
 - Host x86_64 device as well as Phi cards
- Provides device enumeration capabilities

```
Number /* Get the number of engines */
Also provid uint32_t num_engines = 0;

    Current COIEngineGetCount(COI_ISA_MIC,

                                                     /* The type of engine. */
                                   &num engines);
                                                    /* Outparam for number of engines */
Does not re
                                                    /* of this type. */
                /* Get a handle to the first one */
                COIENGINE engine;
                COIEngineGetHandle(COI ISA MIC,
                                                    /* The type of engine.
                                                    /* The index of the engine within
                                          0,
                                                    * the array of engines of this type
                                                     */
                                     &engine);
                                                   /* Outparam for the engine handle */
```

API: COIProcess

```
/* Create a process */
COIPROCESS process;
                                    int main(int argc, char** argv)
COIProcessCreateFromFile(engine,
                                       COIPipelineStartExecutingRunFunctions(); /* Start executing run functions */
                        "sink exe",
                        0, NULL,
                                                                                 /* Wait for the "source" to call
                                       COIProcessWaitForShutdown();
                        false, NULL
                                                                                   * to call COIProcessDestroy.
                        false, NULL
                        1024 * 102
                                       return 0;
                         NULL,
                         &process); void sink_fn(uint32_t, void**, uint64_t*, void*,
// Get a handle to a function
                                           uint16 t, void*, uint16 t)
COIFUNCTION function;
COIProcessGetFunctionHandles(proc }
              (const char*[]){"sink_fn"}, /* Name of function for which we
                                                                                           ibraryFromFile,
                                           * want a handle.
                                           */
                            &function); /* Outparam for the function handle */
int8_t sink_return;
COI SHUTDOWN REASON exit reason;
COIProcessDestroy(process,
                            /* Already created process */
                            /* Wait forever for the process to exit */
                           /* Don't forcibly kill the process */
                  false,
              &sink return, /* Get the return value from main */
                                                                                                 iXPTC 2013
              &exit_reason); /* Find out why the process exited */
```

Intel® Xeon Phi ™Coprocessor

API - COIPipeline

```
void sink fn(
With COIPineline you can:
                                                                  uint32 t
                                                                               in BufferCount,
/* Call a run function in the simplest way possible */
                                                                  void**
                                                                              in ppBufferPointers,
COIFUNCTION function;
                                                                  uint64 t*
                                                                               in pBufferLengths,
COIEVENT event;
                                                                  void*
                                                                             in pMiscData,
char* data = "Hello world!";
                                                                  uint16 t
                                                                               in MiscDataLength,
COIPipelineRunFunction(pipeline,
                                        /* The pipeline on
                                                                  void*
                                                                             in pReturnValue,
                                        /* The handle of the
                        function,
                                                                              in ReturnValueLength)
                                                                  uint16 t
                        0, NULL, NULL, /* No buffers this ti
                                       /* No dependencies
                        0, NULL,
                                                              printf("%s\n", (char*)in pMiscData);
                        strlen(data) + 1, /* Small input data
                         NULL, 0,
                                       /* Small output data
                         &event);
                                       /* Completion event. --
\prime^* Wait for the function to finish ^*/
COIEventWait(1,
                       /* Number of events to wait for. */
              &event, /* The completion event from the run function */
                       /* Wait forever. */
               -1,
                       /* Wait for all events to signal */
              true,
                      /* Only waiting for one event */
              NULL,
              NULL);
```

API - COIBuffer

```
* Create a normal buffer */
COIBUFFER buffer;
COIBufferCreate(1024 * 1024,
                                      /* Size of the buffer */
                                                                                                     ead directly using
               COI BUFFER NORMAL, /* Buffer type. */
                0,
                              void sink fn(
                NULL,
                                    uint32 t
                                                in BufferCount,
               1, &process,
                                    void**
                                               in ppBufferPointers,
               &buffer);
                                                 in pBufferLengths,
                                    uint64 t*
/* Map the buffer */
                                    void*
                                               in pMiscData,
char* data; COIMAPINSTANCE m
                                    uint16 t
                                                in MiscDataLength,
COIBufferMap(buffer,
                                    void*
                                               in pReturnValue,
              0, 0,
                                                in ReturnValueLength)
                                    uint16 t
             COI MAP READ {
              0, NULL,
                                printf((char*)(in ppBufferPointers[0])); /* Print the data in the */
             NULL,
                                                      /* first buffer. */
              &mi,
             (void**)&data);
                                                                                                     ateFromMemory,
sprintf(data, "Hello world!\n"); /* fill some data */
COIBufferUnmap(mi); /* done with it, unmap the buffer */
                                                                                                     rUnmap,
COI_ACCESS_FLAGS flags = COI_SINK_READ;
COIPipelineRunFunction(pipeline, function,
                             /* One buffer. */
                        &buffer, /* Here's the buffer. */
                       &flags, /* Buffer flags. */
                                                                                                     XPTC 201≸
                       0, NULL, NULL, 0, NULL, 0, NULL);
                                                                                               Inter® Xeon Phi ™Coprocessor
```


API - COIEvent

- Used to explicitly manage dependencies in the system
 - Events can be passed as input dependencies to many COI APIs

```
COIPipelineRunFunction (pipeline1,
                                                   /* example with 2 pipelines to the same card */
                                   function1,
                                   0, NULL, NULL, /* buffer-related params */
                                                  /*dependency params */
                                   0, NULL,
                                   NULL, 0,
                                                  /* misc input data params */
                                                  /* return value params */
                                   0, NULL,
 a
                                                 /* returns a completion event */
                                   &event1);
          COIPipelineRunFunction (pipeline2,
 b
                                  function2,
                                  0, NULL, NULL, /* buffer-related params */
Wi
                                  1, {event1},
                                                 /* 1 dependency in the array */
                                                 /* of dependencies */
                                                 /* misc input data params */
                                  NULL, 0,
                                                /* return value params */
                                  0, NULL,
                                  &event2);
          COIEventWait(1,
                                                /* wait on a single event */
                                                /* array of events to wait on */
                        &event2.
                                                /* wait forever, on all events */
                       -1, true,
                        NULL, NULL);
                                                /* optional parameters */
```

Coprocessor Communication Link (CCL)






Introduction

- OFED is the industry standard code used for messaging on high-end HPC clusters
 - Supports Intel MPI and all open source MPIs
 - Is in Linux and all the various Linux distributions
- RDMA over SCIF (IB-SCIF) RDMA within the platform between the host and KNC or multiple KNCs
- Intel ® Xeon Phi ™ Coprocessor Communication Link (CCL) Direct
 - Direct access to InfiniBand HCA from Intel® Xeon Phi
 - Lowest latency data path
- Intel ® Xeon Phi ™ Coprocessor Communication Link (CCL) Proxy
 - Pipeline data through host memory to InfiniBand network
 - Higher bandwidth data path for some platform configurations
- Intel MPI dual-DAPL support
 - Uses best data path, direct path for small messages, and proxy path for large messages for best overall MPI performance

RDMA over IB-SCIF

- OFED for Intel® Xeon Phi™ Coprocessor uses the core OFA software modules from the Open Fabrics Alliance
- IB-SCIF is a new hardware specific driver and library that plugs into the OFED core mid-layer
 - SCIF is the lowest level in the SW stack as we saw earlier
 - Provides standard RDMA verbs interfaces within the platform, i.e., between the Intel® Xeon™ and Intel® Xeon Phi ™ Coprocessor cards within the same system.
 - IBSCIF 1 byte latency is in the 13us range, (host-KNC), peak BW is in the 6GB/s per sec. range



Intel® Xeon Phi ™ Coprocessor CCL Direct Software

CCL-Direct

- Allows access to an HCA directly from the Xeon Phi[™] Coprocessor using standard OFED interfaces using PCI-E peer-to-peer transactions
- Provides the lowest latency data path
- For each hardware HCA, a unique vendor driver has to be developed.
 - e.g., mlx4, mthca, Intel® True Scale ™ hca etc
 - Currently support for Mellanox HCAs (mlx4) exists and is shipping in MPSS
 - Support for Intel® TrueScale™ InfiniBand NICs via PSM is under development, expected release in early 2013

Implementation Limitations

- Intel® Xeon Phi™ Coprocessor CCL Direct only supports user space clients, e.g. MPI
- Peak bandwidth is limited on some platforms and configurations
- CCL-Direct 1 byte latency is in the 2.5us range for Host-KNC, and 3.5-4us range for KNC-KNC across an InfiniBand HCA, peak BW varies depending on the Xeon platform (see later)

Intel® Xeon Phi™ Coprocessor CCL Proxy uDAPL provider

- Intel ® Xeon Phi[™] Coprocessor CCL Proxy
 - A new OFED uDAPL provider client runs on the Intel® Xeon Phi[™]
 Coprocessor and proxy daemon runs on the Intel® Xeon[™] host.
 - The uDAPL client pipelines data from the Intel® Xeon Phi™
 Coprocessor to the host memory using <u>SCIF</u> to the proxy daemon
 - The proxy daemon then pipelines the data out the InfiniBand HCA to remote Intel® Xeon™ or Intel® Xeon Phi™ Coprocessor cards.
 - Will be shipped as an experimental feature in MPSS in early 2013 (the next release)
- This is the best interface for getting high bandwidth on some platforms and configurations
 - CCL-Proxy 1 byte latency is ~29us Host-KNC, and ~38us for KNC-KNC across an InfiniBand fabric, peak BW is ~2.5-3Gbyte/sec unidirectional

Intel® Xeon Phi™ Coprocessor and HCA PCIe considerations

- KNC and HCA PCI-E topology considerations
 - Best performance is achieved when the HCA and the KNC are located in PCIe slots that are on the same CPU socket.
 - Cross socket performance KNC-KNC or KNC-HCA is not recommended as the PCIe peer-to-peer performance is less optimized in this path.
 - Only applies to CCL-Direct and KNC-KNC direct communication
 - Bandwidth can be limited to a few hundred Mbytes/sec in this configuration.
 - Small message latency is not effected.
 - Offload mode of computing (using the Offload compiler and/or COI) is not limited since it does not use PCI-E peer-to-peer between the host and the KNC.


Intel MPI Dual DAPL support

- The Intel® Xeon Phi™ Coprocessor CCL Direct data path provides low latency and the Intel® Xeon Phi™ CCL Proxy data path provides high bandwidth.
- Intel MPI has a new feature called dual-DAPL.
 - MPI dual-DAPL sends small message down the Intel® Xeon Phi[™]
 Coprocessor CCL Direct path and large messages down the Intel®
 Xeon Phi[™] Coprocessor CCL Proxy path
 - This allows native Intel® Xeon Phi™ Coprocessor MPI applications to get both low latency and high bandwidth
 - This MPI feature is currently an experimental prototype but is expected to be available in a future Intel MPI release in 2013.
- Other MPIs could use this same technique to achieve both low latency and high bandwidth on InfiniBand from Intel® Xeon Phi™ Coprocessor platforms


Intel® Xeon Phi™ Coprocessor CCL Direct and CCL Proxy Performance Results

- Platform Configuration
 - 32-node Intel internal cluster (Apollo)
 - Intel® Xeon™ CPU E5-2680 0 @ 2.70GHz
 - 64Gbytes memory
 - RHEL EL 6.2
 - Mellanox FDR 56Gbits (MT_1100120019), F/W 2.10.700, 2K MTU
 - KNC B1 1Ghz
 - MPSS 2.1 Gold Release
 - Intel MPI 4.1 with dual-DAPL prototype
 - Intel ® Xeon Phi™ Coprocessor CCL Proxy prototype uDAPL


Large Message Bandwidth of Direct, Proxy and MPI Dual DAPL paths



Intel® Xeon Phi™ Coprocessor CCL Direct and CCL Proxy Performance Results



Bandwidth Curves of Direct, Proxy and MPI Dual-DAPL paths



Heterogeneous Programming with Offload



Heterogeneous Programming Model

- Programmer designates
 - Code sections to run on Intel® Xeon Phi™ Coprocessor
 - Explicit data sharing between Intel® Xeon host and Intel® Xeon Phi™ Coprocessor card
- Compiler with Runtime
 - Automatically manage setup/teardown, remote call, data transfer, synchronization
- Offload is optional
 - If MIC not present or busy, program runs entirely on CPU



Language Extensions for Offload (LEO)

- Offload pragma/directives
 - Provides offload capability with pragma/directive
 - #pragma offload C/C++
 - !dir\$ offloadFortran
- Mark functions and variables for availability on MIC
 - __declspec (target (mic))
 - __attribute__ ((target (mic)))
 - #pragma offload_attribute(target (mic))

Heterogeneous Programming Model

Your Program

```
f()
{
    #pragma offload
    a = b + g();
}
```

```
__declspec (target (mic))
g()
{
}
```

```
h()
{
}

main()
{
    f();
    h();
}
```

Contents of Xeon Phi™ Program

```
f_part1()
{
    a = b + g();
}
```

```
g()
{
}
```

```
main
{
    // empty
}
```

So how does it work?

At first offload:

- if Xeon Phi[™]
 Coprocessor is available
 - Xeon Phi[™]
 Coprocessor
 program is
 loaded on card
 - Statement is executed
- else
 - Statement runs on CPU
- at program termination, MIC program is unloaded

Offload pragma/directives - C/C++

	C/C++ Syntax	Semantics
Offload pragma	<pre>#pragma offload <clauses> <statement></statement></clauses></pre>	Execute next statement on MIC (which could be an OpenMP parallel construct)
Function and variable	<pre>declspec (target (mic)) <func var="">attribute ((target (mic)) <func var=""> #pragma offload_attribute (target (mic)) <func var=""></func></func></func></pre>	Compile function and variable for CPU and MIC

Offload pragma/directives (2)

Variables restricted to scalars, structs, arrays and pointers to scalars/structs/arrays

Clauses	Syntax	Semantics
Target specification	<pre>target (mic [: <expr>])</expr></pre>	Where to run construct
If specifier	<pre>if (condition)</pre>	Offload statement if condition is TRUE
Inputs	<pre>in (var-list modifiers_{opt})</pre>	Copy CPU to target
Outputs	<pre>out (var-list modifiers_{opt})</pre>	Copy target to CPU
Inputs & outputs	<pre>inout (var-list modifiers_{opt})</pre>	Copy both ways
Non-copied data	<pre>nocopy (var-list modifiers_{opt})</pre>	Data is local to target
Modifiers		
Specify pointer length	<pre>length (element-count-expr)</pre>	Copy that many pointer elements
Control pointer memory allocation	<pre>alloc_if (condition) free_if (condition)</pre>	Allocate/free new block of memory for pointer if condition is TRUE
Alignment for pointer memory allocation	align (expression)	Specify minimum data alignment

Offload Examples: OMP on Intel® Xeon Phi™ Coprocessor

```
C/C++ OpenMP
#pragma offload target (mic)
#pragma omp parallel for reduction(+:pi)
 for (i=0; i<count; i++)
  float t = (float)((i+0.5)/count);
  pi += 4.0/(1.0+t*t);
 pi /= count
```

Data Transfer Rules

- Automatically detected and transferred as INOUT
 - Named arrays in lexical scope
 - Scalars in lexical scope
- User can override automatic transfer with explicit IN/OUT/INOUT clauses
- Not automatically transferred
 - Memory pointed by pointers
 - Global variables used in functions called within the offloaded construct



Okay, so you've got this code ...

```
int numFloats = 100;
float input1[100], input2[100];
float output[100];
main()
  read_input1(); read_input2();
  for(int j=0; j<numFloats; j++)</pre>
        output[j] = input1[j] + input2[j];
```

Offload it!

```
_declspec(target(mic)) int numFloats = 100;
  _declspec(target(mic)) float input1[100], input2[100];
  _declspec(target(mic)) float output[100];
main()
  read_input1(); read_input2();
  #pragma offload target(mic)
     for(int j=0; j<numFloats; j++) {</pre>
        output[j] = input1[j] + input2[j];
```

It will work, but ...

```
_declspec(target(mic)) int numFloats = 100;
  _declspec(target(mic)) float input1[100], input2[100];
  _declspec(target(mic)) float output[100];
main()
                                         What data is transferred?
  read_input1(); read_input2();
  #pragma offload target(mic)
     for(int j=0; j<numFloats; j++) {</pre>
        output[j] = input1[j] + input2[j];
```

Optimal?

```
_declspec(target(mic)) int numFloats = 100;
  _declspec(target(mic)) float input1[100], input2[100];
  _declspec(target(mic)) float output[100];
main()
  read_input1(); read_input2();
                                               Is this optimal?
  #pragma offload target(mic) \
        inout(input1, input2, output, numFloats)
     for(int j=0; j<numFloats; j++) {</pre>
        output[j] = input1[j] + input2[j];
```

Optimize it a bit

```
_declspec(target(mic)) int numFloats = 100;
  _declspec(target(mic)) float input1[100], input2[100];
  _declspec(target(mic)) float output[100];
                                                         No!
main()
                                          Don't need to send "output" to Intel® Xeon Phi™
                                          Don't need to get "input" from Intel® Xeon Phi™
  read_input1(); read_input2();
  #pragma offload target(mic) \
       in(input1, input2, numFloats) out (output)
     for(int j=0; j<numFloats; j++) {</pre>
         output[j] = input1[j] + input2[j];
```

Make it a function call

```
_declspec(target(mic)) int numFloats = 100;
  _declspec(target(mic)) float input1[100], input2[100];
  _declspec(target(mic)) float output[100];
  _declspec(target(mic)) void real_work () {
    for(int j=0; j<numFloats; j++) {</pre>
    output[j] = input1[j] + input2[j];
main()
  read_input1(); read_input2();
  #pragma offload target(mic) in (input1, input2, numFloats) out (output)
        real_work ();
                                        Globals referenced inside
                                      function on Intel® Xeon Phi™
```

Need for alloc_if and free_if

- Needed for pointers or allocatable arrays
 - Specify whether to allocate/free at each offload
 - Default is allocate/free at each offload
 - use free_if(1) to free memory
 - use alloc_if(1) to allocate memory
 - use free_if(0) to not free memory
 - use alloc_if(0) to not allocate memory
- Remember this was not needed for global allocated data
 - Data declared with ___declspec (target(mic))
- Syntax:
 - #pragma offload in(myptr:length(n) alloc_if(expr))

Example usage scenarios

- For Readability you could define some macros
 - #define ALLOC alloc_if(1)
 - #define FREE free_if(1)
 - #define RETAIN free_if(0)
 - #define REUSE alloc_if(0)
 - Allocate and do not free #pragma offload target(mic) in (p:length(l) ALLOC RETAIN)
 - Reuse memory allocated above and do not free #pragma offload target(mic) in (p:length(l) REUSE RETAIN)
 - Reuse memory allocated above and free #pragma offload target(mic) in (p:length(I) REUSE FREE)

Example using malloc'd arrays

```
_declspec(target(mic)) float *input1, *input2, *output;
main() {
 input1 = malloc(1000); input2 = malloc(1000);
 output = malloc(1000);
 for (int i=0; i<10; i++) {
    read_input1(); read_input2();
                                          What gets allocated/freed on Intel® Xeon Phi™
    #pragma offload target(mic)
            in(input1:length(1000))
            in(input2:length(1000))
            out(output:length(1000))
    for(int j=0; j<1000; j++)
     output[j] = input1[j] + input2[j];
```

Why did my code just crash?

```
_declspec(target(mic)) float *input1, *input2, *output;
main() {
 input1 = malloc(1000); input2 = malloc(1000);
 output = malloc(1000);
 for (int i=0; i<10; i++) {
    read_input1(); read_input2();
                                                  Sufficient?
    #pragma offload target(mic)
           in(input1:length(1000) alloc_if (i == 0))
           in(input2:length(1000) alloc_if (i == 0))
           out(output:length(1000) alloc_if (i == 0))
    for(int j=0; j<1000; j++)
     output[j] = input1[j] + input2[j];
```

It works! And it is efficient


```
<u>_declspec(target(mic))</u> float *input1, *input2, *output;
main() {
 input1 = malloc(1000); input2 = malloc(1000);
 output = malloc(1000);
 for (int i=0; i<10; i++) {
    read_input1(); read_input2();
                                          No, only free memory on the
                                                   last loop!
    #pragma offload target(mic)
         in(input1:length(1000) alloc_if (i == 0) free_if (i == 9))
         in(input2:length(1000) alloc_if (i == 0) free_if (i == 9))
         out(output:length(1000) alloc_if (i == 0) free_if (i == 9))
    for(int j=0; j<1000; j++)
     output[j] = input1[j] + input2[j];
```

Demos (due to popular demand)

1. Code

- SCIF sample using vreadfrom()
- COI example to launch a program and have print something
- 2. simple_offload.c move a buffer and execute some "stuff" on the Xeon Phi™ card
 - H_TRACE shows the output of the offload compiler i.e. what it does
 - coitrace traces what COI APIs are used by the offload compiler.
- 3. omp.c a simple example showing the use of OMP with offload
 - coitrace traces what COI APIs are used by the offload compiler

Demos (due to popular demand)



Your files on a remote server (or your local host) are accessible on Intel® Xeon Phi™


References:

- [1] Why Huge Pages? http://lwn.net/Articles/374424/
- [2] What is libhugetlbfs? http://lwn.net/Articles/171451/
- [3] HOWTO use libhugetlbfs? http://www.csn.ul.ie/~mel/projects/deb-libhugetlbfs/package/libhugetlbfs-1.2/HOWTO
- [4] More on _morecore:

http://software.intel.com/sites/default/files/article/299022/1.2.3-large-page-considerations.pdf

- [5] Transparent Huge Pages http://lwn.net/Articles/188056/
- [6] Dumping the log buffer:

http://lrbforce.ra.intel.com/wiki/index.php/UOS Log Buffer Access From Host Debugfs



Backup Material


SCIF Backup Material



Connection Process

SCIF connection process is very socket-like

- Open an endpoint, ep, and bind it to some port, pn
- Mark the port as a listening port
- Wait for a connection request, then Accept the connection request and return a new endpoint, nepd
- The peer processes can communicate through the completed connection




Open an endpoint, ep, and bind it to some port, pn

Request a connection to port pn on node j Connection is complete on return

The peer processes can communicate through the completed connection

Launching Remote Processes

- Connection requires one process to listen and one to request a connection
- How do you get a process on a node that will accept your connection request?
- Some ports are "well known" and reserved for specific clients
 - COI, MYO, OFED, RAS, PM, NetDev
 - Each client typically has a daemon (launched with uOS at R3 or R0)
- Other apps can use services such as COI, micnativeloadex, or ssh (over virtual Ethernet) to launch a process on a node



Kernel mode APIs

- int scif_pin_pages(void *addr, size_t len, int prot_flags, int map_flags, scif_pinned_pages_t *pinned_pages);
- int scif_unpin_pages(scif_pinned_pages_t pinned_pages);
- off_t scif_register_pinned_pages(scif_epd_t epd, scif_pinned_pages_t pinned_pages, off_t offset, int map_flags);
- int scif_get_pages(scif_epd_t epd, off_t offset, size_t len, struct scif_range **pages);
- int scif_put_pages(struct scif_range *pages);
- int scif_event_register(scif_callback_t handler);
- int scif_event_unregister(scif_callback_t handler);
- int scif_pci_info(uint16_t node, struct scif_pci_info *dev);

SCIF APIs at a glance

- Endpoint connection:
 - connection establishment between processes
- Messaging:
 - send/receive messages between connected endpoints
 - scif_send(), scif_recv()
 - A message is an arbitrary sequence of bytes
 - These APIs are intended to be used for short data transfers e.g. commands
- Registration:
 - Exposes local physical memory for remote access via a local Registered Address Space
 - scif_register(), scif_unregister()
- Mapping:
 - scif_mmap(), scif_munmap()
 - Maps remote physical pages into local virtual address space of process

SCIF APIs at a glance (2)

- Remote Memory Access (RMA):
 - Perform DMA or programmed I/O transfers
 - scif_readfrom(), scif_writeto(), scif_vreadfrom(), scif_vwriteto()
 - Supports the notion of "one sided communication"
 - Push or pull data
 - Supports DMA (for large) or CPU (for small transfers) based transfers
- Synchronization:
 - Enables synchronization with RMA completion, now vs. later
 - Must comprehend RMAs completing out of order multiple DMA channels
 - Scif_fence(), scif_fence_mark(), scif_fence_wait(), scif_fence_signal()
- Utility:
 - scif_get_nodeIDs(), scif_poll(), scif_get_fd()
- Requires HW support to make all of this work (and work well)
 - PCIe accesses
 - SMPT
 - Aperture mapped from the host
 - Interrupts in both directions (ICR and System interrupt registers)