Processor State

```
PC<15..0>:
                        Program Counter
                        Stack Pointer
SP<15..0>:
MR<15..0>:
                        Memory Register
                        General Registers
R[0..3] < 7..0 > :
                        Instruction Register
IR<7..0>:
Z:
                        1-bit Zero flag
N:
                        1-bit Negative flag
                        1-bit Fault Indicator
Fault:
Halt:
                        1-bit Halt Indicator
                        Reset Signal
Reset:
```

Main Memory

```
Mem[0..2^{16}-1]<7..0>:
M[x]<7..0>:= Mem[x]:
```

Instruction Format

```
op<3..0>:= IR<3..0>:
```

Operands/Address

```
ii < 7..0 > := M[PC]:

s1 < 7..0 > := M[SP + 1]:

s2 < 7..0 > := M[SP + 2]:

ext < 15..0 > := M[PC] #M[PC + 1]:
```

Program Status Word

```
PSW < 7..0 > = Z#N#(6@0):
```

Fault Detection

```
set_fault := Fault \leftarrow \neg (0 \le op \le 0xA):
```

Instruction Interpretation

```
\begin{array}{l} \operatorname{ins\_int} \coloneqq (\\ \operatorname{Reset} \to ((\operatorname{PC} \leftarrow 0 \times 0 : \operatorname{SP} \leftarrow 0 \times \operatorname{FFFA} : \operatorname{Halt} \leftarrow 0 \times 0 : \operatorname{Fault} \leftarrow 0 \times 0) \; ; \; \operatorname{ins\_int}) : \\ (\neg \operatorname{Reset}) \land (\neg \operatorname{Fault}) \to (\operatorname{IR} \leftarrow \operatorname{M[PC]} \; ; \; \operatorname{set\_fault} \; ; \; (\neg \operatorname{Fault}) \to (\operatorname{PC} \leftarrow \operatorname{PC} + 1 \; ; \; \operatorname{ins\_exe})) \\ ); \end{array}
```

Instruction Execution

```
ins_exe := (
noop
                         (\coloneqq op = 0) \rightarrow :
                          (:= op = 1) \rightarrow Halt \leftarrow 0x1:
halt
pushimm
                         (:= op= 2) \rightarrow M[SP] \leftarrow ii; (SP \leftarrow SP-1 : PC \leftarrow PC + 1):
pushext
                          (:= op= 3) \rightarrow M[SP] \leftarrow M[ext]; (SP \leftarrow SP - 1 : PC \leftarrow PC + 2):
                         (:= op = 4) \rightarrow SP \leftarrow SP + 1:
popinh
                          (\coloneqq op = 5) \rightarrow M[ext] \leftarrow s1; (SP \leftarrow SP + 1 : PC \leftarrow PC + 2):
popext
                          (\coloneqq op = 6) \rightarrow (\neg Z) \rightarrow PC \leftarrow ext:
jnz
                          (\coloneqq op = 7) \rightarrow (\neg N) \rightarrow PC \leftarrow ext:
jnn
                          (= op=8) \rightarrow M[SP+2] \leftarrow s1 + s2; (Z \leftarrow \neg (R2 < 7 > \lor R2 < 6 > .. \lor R2 < 0 >) : N \leftarrow R2 < 7 > : SP \leftarrow SP + 1):
add
                         (:= op=9) \rightarrow M[SP+2] \leftarrow s1 - s2; (Z \leftarrow \neg (R2 < 7 > \lor R2 < 6 > .. \lor R2 < 0 >) : N \leftarrow R2 < 7 > : SP \leftarrow SP + 1):
sub
                          (:= op=10) \rightarrow M[SP+2] \leftarrow s1 \overline{v} s2 ; SP \leftarrow SP + 1:
nor
); ins_int
```

Memory Map

PSW mapped to 0xFFFB
Port A (read only) mapped to 0xFFFC
Port B (write only) mapped to 0xFFFD
Port C (read only) mapped to 0xFFFE
Port D (write only) mapped to 0xFFFF

Notation (From Computer Systems Design and Architecture Heuring and Jordan)

- \rightarrow If Then: if the LHS is true then evaluate the RHS.
- ← Register transfer: the register on the LHS stores the value from the RHS.
- Parallel separator: actions or evaluations on the LHS and the RHS are carried out simultaneously. Restated, the order of execution typically does not matter. However, if the LHS relies on the RHS then the RHS is evaluated before the LHS is changed. Eg) IR \leftarrow MEM[PC]: PC \leftarrow PC + 4
- ; Sequential separator: LHS evaluated and/or performed before the RHS.
- @ Replication: RHS is replicated N times as specified by LHS, all concatenated.
- ≔ Definition: text substitution (alias).
- # Concatenation: LHS and RHS are combined.
- ¬ Logical NOT
- Λ Logical AND
- V Logical OR

Definitions

RTN: Register Transfer Notation

ARTN: Abstract RTN

CRTN: Concrete RTN

LHS: Left-hand Side

RHS: Right-hand Side

MSB: Most Significant Bit

LSB: Least Significant Bit

SSBC: Simple Stack Based Computer

ISA: Instruction Set Architecture