



Porting Applications to HIP

Presenter: Bob Robey, AMD
Global Training Lead
Data Center GPU
Sept 25-28th, 2023

AMD 
together we advance_

Acknowledgements

Suyash Tandon

Justin Chang

Julio Maia

Noel Chalmers

Paul T. Bauman

Nicholas Curtis

Nicholas Malaya

Alessandro Fanfarillo

Jose Noudohouenou

Chip Freitag

Damon McDougall

Noah Wolfe

Jakub Kurzak

Samuel Antao

George Markomanolis

Bob Robey

Maria del Carmen Ruiz Varela

Agenda

-
1. Code Conversion Tools
 2. ROCm Software Ecosystem
 3. AMD GPU Programming Concepts
 4. Kernels, memory, and structure of host code
 5. Portable Build System
 6. Profiling HIP Application
 7. Device management and asynchronous computing
 8. Device code, shared memory, and thread synchronization
 9. GPU Software
 10. Shared Memory, Atomics

Code Conversion Tools

Code Conversion Tools

**EXTEND YOUR APPLICATION
PLATFORM SUPPORT BY
CONVERTING CUDA® CODE**

Single source

Maintain portability




Maintain performance

Hipify-perl

- ▲ Easiest to use; point at a directory and it will hipify CUDA code
- ▲ Very simple string replacement technique; may require manual post-processing
- ▲ It replaces cuda with hip, sed -e 's/cuda/hip/g', (e.g., cudaMemcpy becomes hipMemcpy)
- ▲ Recommended for quick scans of projects
- ▲ It will not translate if it does not recognize a CUDA call and it will report it

Hipify-clang

- ▲ More robust translation of the code
- ▲ Generates warnings and assistance for additional analysis
- ▲ High quality translation, particularly for cases where the user is familiar with the make system



NAMD
Scalable Molecular Dynamics

LAMMPS

kokkos

Nekbone

GROMACS
FAST. FLEXIBLE. FREE.

MILC

Chroma

TensorFlow

PYTORCH

GridTools

ALTAIR

SIRIUS

AMBER

PICongPU

CP2K

LSMS

Hipify tools

Individual file tools

- hipify-perl
- hipify-clang

Recursive directory tools

- hipconvertinplace.sh
- hipconvertinplace-perl.sh
- hipexamine.sh
- hipexamine-perl.sh

The perl[®] scripts are a set and the shell/clang tools are a set. The directory-based tools basically call the base tools, hipify-perl and hipify-clang, respectively

Hipify-perl

- It is located in \$HIP/bin/ (**export PATH=\$PATH:[MYHIP]/bin**)
- Command line tool: **hipify-perl foo.cu > new_foo.cpp**
- Compile: **hipcc new_foo.cpp**
- How does this this work in practice?
 - Hipify source code
 - Check it in to your favorite version control
 - Try to build
 - Manually work on the rest

Hipify-clang

- Build from source
- hipify-clang has unit tests using LLVM™ lit/FileCheck (44 tests)
- Hipification requires same headers that would be needed to compile it with clang:
- `./hipify-clang foo.cu -I /usr/local/cuda-8.0/samples/common/inc`
- <https://github.com/ROCm-Developer-Tools/HIPIFY/blob/master/README.md>

Recursive directory-based tools

hipifyexamine.sh and hipifyexamine-perl.sh

- hipifyexamine-perl.sh recursively runs hipify-perl with the -no-output -print-stats options (-examine option is a shorthand for -no-output -print-stats options).

hipifyconvertinplace.sh and hipifyconvertinplace-perl.sh

- hipifyexamine-perl.sh recursively runs hipify-perl with the -inplace -print-stats options.

Let's do a deep dive into the convert script to understand what they do.

Source code for hipconvertinplace-perl.sh

```

1 #!/bin/bash
2
3 #usage : hipconvertinplace-perl.sh DIRNAME [hipify-perl options]
4
5 #hipify "inplace" all code files in specified directory.
6 # This can be quite handy when dealing with an existing CUDA code base since the script
7 # preserves the existing directory structure.
8
9 # For each code file, this script will:
10 #   - If ".prehip" file does not exist, copy the original code to a new file with extension ".prehip". Then hipify the code file.
11 #   - If ".prehip" file exists, this is used as input to hipify.
12 # (this is useful for testing improvements to the hipify-perl toolset).
13
14
15 SCRIPT_DIR=`dirname $0`
16 PRIV_SCRIPT_DIR="$SCRIPT_DIR/../libexec/hipify"
17 SEARCH_DIR=$1
18 shift
19 $SCRIPT_DIR/hipify-perl -inplace -print-stats "$@" ` $PRIV_SCRIPT_DIR/findcode.sh $SEARCH_DIR`

```

Calls the findcode.sh script which recursively looks for files with the extensions seen below.

```

1 #!/bin/bash
2
3 SEARCH_DIRS=$@
4
5 find $SEARCH_DIRS -name '*.cu' -o -name '*.CU'
6 find $SEARCH_DIRS -name '*.cpp' -o -name '*.cxx' -o -name '*.c' -o -name '*.cc'
7 find $SEARCH_DIRS -name '*.CPP' -o -name '*.CXX' -o -name '*.C' -o -name '*.CC'
8 find $SEARCH_DIRS -name '*.cuh' -o -name '*.CUH'
9 find $SEARCH_DIRS -name '*.h' -o -name '*.hpp' -o -name '*.inc' -o -name '*.inl' -o -name '*.hxx' -o -name '*.hdl'
10 find $SEARCH_DIRS -name '*.H' -o -name '*.HPP' -o -name '*.INC' -o -name '*.INL' -o -name '*.HXX' -o -name '*.HDL'

```

Gotchas

- Hipify tools are not running your application, or checking correctness
- Code relying on specific Nvidia hardware aspects (e.g., warp size == 32) may need attention after conversion
- Certain functions may not have a correspondent hip version (e.g., `__shfl_down_sync` – hint: use `__shfl_down` instead)
- Hipifying can't handle inline PTX assembly
 - Can either use inline GCN ISA, or convert it to HIP
- Hipify-perl and hipify-clang can both convert library calls
- None of the tools convert your build system script such as CMAKE or whatever else you use. The user is responsible to find the appropriate flags and paths to build the new converted HIP code.

What to look for when porting:

- Inline PTX assembly
- CUDA Intrinsics
- Hardcoded dependencies on warp size, or shared memory size
 - Grep for "32" *just in case*
 - Do not hardcode the warpsize! Rely on warpSize device definition, #define WARPSIZE size, or props.warpSize from host
- Code geared toward limiting size of register file on NVIDIA hardware
- Unsupported functions

Portable Build System

-
1. Portable Makefiles
 2. Portable Cmake
 3. Library Equivalents
 4. Specifying HIP Target
 5. Identifying Compiler
 6. Compiling for Host or Device
 7. Compiler Defines

Exploiting the Power of HIP: Portable Build Systems

- One of the attractive features of HIP is that it can run on both AMD and Nvidia GPUs
- The HIP language has been developed with this in mind
 - Select ROCm and it will run on AMD GPUs
 - Select CUDA and it will run on Nvidia GPUs
- But it can be difficult to support this with a portable build system that switches between these two
- We'll demonstrate two of the most common build systems that can support portable builds
 - make
 - cmake
- There have been changes with each ROCm version which may require some adjustments

Portable Build Systems -- Makefile

```
EXECUTABLE = ./vectoradd
all: $(EXECUTABLE) test
.PHONY: test
```

```
OBJECTS = vectoradd.o
```

```
CXXFLAGS = -g -O2 -DNDEBUG
HIPCC_FLAGS = -O2 -g -DNDEBUG
```

```
HIPCC ?= hipcc
ifeq ($(HIPCC), nvcc)
    HIPCC_FLAGS += -x cu
    LDFLAGS = -lcudadevrt -lcudart_static -lrt -
    lpthread -ldl
endif
ifeq ($(HIPCC), hipcc)
    HIPCC_FLAGS += -munsafe-fp-atomics
    LDFLAGS = -L${ROCM_PATH}/hip/lib -lamdhip64
endif
```

Pattern rule for HIP source

```
%.o: %.hip
    $(HIPCC) $(HIPCC_FLAGS) -c $^ -o $@
```

```
$(EXECUTABLE): $(OBJECTS)
    $(CXX) $< $(LDFLAGS) -o $@
```

```
test: $(EXECUTABLE)
    $(EXECUTABLE)
```

```
clean:
    rm -f $(EXECUTABLE) $(OBJECTS)
```

Setting compile flags for different GPUs

HIP build tools

- `hipconfig`
 - `hip-clang-cxxflags` : `-isystem "/opt/rocm-5.6.0/include" -O3`
 - `hip-clang-ldflags` : `-O3 --hip-link --rtlib=compiler-rt -unwindlib=libgcc`
- We can use the output from this command to set compiler options in the regular makefile system
 - `--hip-link` is only for clang++, so we use the more portable `-L${ROCM_PATH}/hip/lib -lamdhip64` that will work with other compilers
 - `clang++ -x hip` is roughly equivalent to using `hipcc`

We can also get these variables and use them directly in a Makefile

- `CXXFLAGS += $(shell $(HIP_PATH)/bin/hipconfig --cxx_config)`
- `CPPFLAGS += $(shell $(HIP_PATH)/bin/hipconfig --cpp_config)`
- For both make and cmake, the `.cu` extension can be used as a quick workaround to renaming to `.hip`

Using a portable Makefile

- For ROCm

```
module load rocm  
module load cmake  
export CXX=${ROCM_PATH}/llvm/bin/clang++
```

- To Build

```
make
```

- For CUDA

```
module load rocm  
module load cuda  
module load cmake
```

← We still need HIP for the portability layer

- To Build

```
HIPCC=nvcc make
```

← Overriding default to compile with Nvidia

Portable Build Systems – CMakeLists.text

```

cmake_minimum_required(VERSION 3.21 FATAL_ERROR)
project(Vectoradd LANGUAGES CXX)

set (CMAKE_CXX_STANDARD 14)
if (NOT CMAKE_BUILD_TYPE)
    set(CMAKE_BUILD_TYPE RelWithDebInfo)
endif(NOT CMAKE_BUILD_TYPE)

string(REPLACE -O2 -O3 CMAKE_CXX_FLAGS_RELWITHDEBINFO ${CMAKE_CXX_FLAGS_RELWITHDEBINFO})

if (NOT CMAKE_GPU_RUNTIME)
    set(GPU_RUNTIME "ROCM" CACHE STRING "Switches between ROCM and CUDA")
else (NOT CMAKE_GPU_RUNTIME)
    set(GPU_RUNTIME "${CMAKE_GPU_RUNTIME}" CACHE STRING "Switches between ROCM and CUDA")
endif (NOT CMAKE_GPU_RUNTIME)
# Really should only be ROCM or CUDA, but allowing HIP because it is the currently built-in option
set(GPU_RUNTIMES "ROCM" "CUDA" "HIP")
if(NOT "${GPU_RUNTIME}" IN_LIST GPU_RUNTIMES)
    set(ERROR_MESSAGE "GPU_RUNTIME is set to \"${GPU_RUNTIME}\".\nGPU_RUNTIME must be either HIP, ROCM, or CUDA.")
    message(FATAL_ERROR ${ERROR_MESSAGE})endif()# GPU_RUNTIME for AMD GPUs should really be ROCM, if selecting AMD
GPUs
# so manually resetting to HIP if ROCM is selected
if (${GPU_RUNTIME} MATCHES "ROCM")
    set(GPU_RUNTIME "HIP")
endif (${GPU_RUNTIME} MATCHES "ROCM")
set_property(CACHE GPU_RUNTIME PROPERTY STRINGS ${GPU_RUNTIMES})

```

Setting GPU_RUNTIME

Defining GPU_RUNTIME will select ROCM or CUDA (e.g. -DGPU_RUNTIME=ROCM)

Portable Build Systems – CMakeLists.txt

```
enable_language(${GPU_RUNTIME})  
set(CMAKE_${GPU_RUNTIME}_EXTENSIONS OFF)  
set(CMAKE_${GPU_RUNTIME}_STANDARD_REQUIRED ON)
```

Enabling either CUDA or HIP(ROCM)

```
set(VECTORADD_CXX_SRCS "")  
set(VECTORADD_HIP_SRCS vectoradd.hip)
```

```
add_executable(vectoradd ${VECTORADD_CXX_SRCS} ${VECTORADD_HIP_SRCS} )
```

```
set(ROCMCC_FLAGS "${ROCMCC_FLAGS} -munsafe-fp-atomics")  
set(CUDACC_FLAGS "${CUDACC_FLAGS} ")
```

Setting different flags for each GPU type

```
if (${GPU_RUNTIME} MATCHES "HIP")  
    set(HIPCC_FLAGS "${ROCMCC_FLAGS}")  
else (${GPU_RUNTIME} MATCHES "HIP")  
    set(HIPCC_FLAGS "${CUDACC_FLAGS}")  
endif (${GPU_RUNTIME} MATCHES "HIP")
```

Setting language type for HIP source files

```
set_source_files_properties(${VECTORADD_HIP_SRCS} PROPERTIES LANGUAGE ${GPU_RUNTIME})  
set_source_files_properties(vectoradd.hip PROPERTIES COMPILE_FLAGS ${HIPCC_FLAGS})
```

Setting device compile flags

```
install(TARGETS vectoradd)
```

Important CMake variables

- CMAKE_HIP_ARCHITECTURES
 - CMAKE_HIP_ARCHITECTURES="gfx90a;gfx908"
 - GPU_TARGETS="gfx90a;gfx908"
- CMAKE_CXX_COMPILER:PATH=/opt/rocm/bin/amdclang++
- CMAKE_HIP_COMPILER_ROCM_ROOT:PATH=/opt/rocm-5.6.0 – to help cmake find the cmake config files
- CMAKE_PREFIX_PATH=/opt/rocm-5.6.0
- Specifying HIP language – two possible ways
 - project(MyProj LANGUAGES HIP)
 - set_source_files_properties(MyLib.cu PROPERTIES LANGUAGE HIP)
- Finding HIP packages and use results
 - find_package(rocprim)
 - target_link_libraries(MyLib PUBLIC roc::rocprim)
- Using host and device from find_package(hip)
 - target_link_libraries(MyLib PRIVATE hip::device)
 - target_link_libraries(MyApp PRIVATE hip::host)

Using a portable CMakeLists.txt

- For ROCm

```
module load rocm
module load cmake
export CXX=${ROCM_PATH}/llvm/bin/clang++
```

- To Build

```
mkdir build && cd build
cmake ..
make VERBOSE=1
./vectoradd
```

- For CUDA

```
module load rocm
module load cuda
module load cmake
```

- To Build

```
mkdir build && cd build
cmake -DCMAKE_GPU_RUNTIME=CUDA ..
make VERBOSE=1
./vectoradd
```

Overrides default GPU runtime to specify CUDA



Library Equivalents

CUDA Library	ROCm Library	Comment
cuBLAS	rocBLAS	Basic Linear Algebra Subroutines
cuFFT	rocFFT	Fast Fourier Transfer Library
cuSPARSE	rocSPARSE	Sparse BLAS + SPMV
cuSolver	rocSOLVER	Lapack library
AMG-X	rocALUTION	Sparse iterative solvers and preconditioners with Geometric and Algebraic MultiGrid
Thrust	rocThrust	C++ parallel algorithms library
CUB	rocPRIM	Low Level Optimized Parallel Primitives
cuDNN	MIOpen	Deep learning Solver Library
cuRAND	rocRAND	Random Number Generator Library
EIGEN	EIGEN – HIP port	C++ template library for linear algebra: matrices, vectors, numerical solvers,
NCCL	RCCL	Communications Primitives Library based on the MPI equivalents

ROCm CMake Packages

Component	Package	Targets
HIP	hip	hip::host, hip::device
rocPRIM	rocprim	roc::rocprim
rocThrust	rocthrust	roc::rocthrust
hipCUB	hipcub	hip::hipcub
rocRAND	rocrand	roc::rocrand
rocBLAS	rocblas	roc::rocblas
rocSOLVER	rocsolver	roc::rocsolver
hipBLAS	hipblas	roc::hipblas
rocFFT	rocfft	roc::rocfft
hipFFT	hipfft	hip::hipfft
rocSPARSE	rocsparse	roc::rocsparse
hipSPARSE	hipsparse	roc::hipsparse
rocALUTION	rocalution	roc::rocalution
RCCL	rccl	rccl
MIOpen	miopen	MIOpen
MIGraphX	migraphx	migraphx::migraphx, migraphx::migraphx_c, migraphx::migraphx_cpu, migraphx::migraphx_gpu, migraphx::migraphx_onnx, migraphx::migraphx_tf

Identifying HIP Target Platform

- All HIP projects target either AMD or NVIDIA platform. The platform affects which headers are included and which libraries are used for linking.
- `HIP_PLATFORM_AMD` is defined if the HIP platform targets AMD. Note, `HIP_PLATFORM_HCC` was previously defined if the HIP platform targeted AMD, it is deprecated.
- `HIP_PLATFORM_NVIDIA` is defined if the HIP platform targets NVIDIA. Note, `HIP_PLATFORM_NVCC` was previously defined if the HIP platform targeted NVIDIA, it is deprecated.

Identifying the Compiler: hip-clang or nvcc

- Often, it's useful to know whether the underlying compiler is HIP-Clang or nvcc. This knowledge can guard platform-specific code or aid in platform-specific performance tuning.

```
#ifdef __HIP_PLATFORM_AMD__  
// Compiled with HIP-Clang  
#endif
```

```
#ifdef __HIP_PLATFORM_NVIDIA__  
// Compiled with nvcc  
// Could be compiling either CUDA file or a host compile
```

```
#ifdef __CUDACC__  
// Compiled with nvcc (CUDA language extensions enabled)  
Compiler directly generates the host code (using the Clang x86 target) and passes the  
code to another host compiler. Thus, they have no equivalent of the __CUDA_ACC define.
```

Identifying Current Compilation Pass: Host or Device

- nvcc makes two passes over the code: one for host code and one for device code. HIP-Clang will have multiple passes over the code: one for the host code, and one for each architecture on the device code. `__HIP_DEVICE_COMPILE__` is set to a nonzero value when the compiler (HIP-Clang or nvcc) is compiling code for a device inside a `__global__` kernel or for a device function. `__HIP_DEVICE_COMPILE__` can replace `#ifdef` checks on the `__CUDA_ARCH__` define.

```
// #ifdef __CUDA_ARCH__  
#if __HIP_DEVICE_COMPILE__
```

- Unlike `__CUDA_ARCH__`, the `__HIP_DEVICE_COMPILE__` value is 1 or undefined, and it doesn't represent the feature capability of the target device.

Compiler Defines

Define	HIP-Clang	nvcc	Other (GCC, ICC, Clang, etc.)
HIP-related defines:			
__HIP_PLATFORM_AMD__	Defined	Undefined	Defined if targeting AMD platform; undefined otherwise
__HIP_PLATFORM_NVIDIA__	Undefined	Defined	Defined if targeting NVIDIA platform; undefined otherwise
__HIP_DEVICE_COMPILE__	1 if compiling for device; undefined if compiling for host	1 if compiling for device; undefined if compiling for host	Undefined
__HIPCC__	Defined	Defined	Undefined
__HIP_ARCH_*	0 or 1 depending on feature support (see rocm docs)	0 or 1 depending on feature support (see rocm docs)	0
nvcc-related defines:			
__CUDACC__	Defined if source code is compiled by nvcc; undefined otherwise	Undefined	
__NVCC__	Undefined	Defined	Undefined
__CUDA_ARCH__	Undefined	Unsigned representing compute capability (e.g., "130") if in device code; 0 if in host code	Undefined
hip-clang-related defines:			
__HIP__	Defined	Undefined	Undefined
HIP-Clang common defines:			
__clang__	Defined	Defined	Undefined

Other porting paths

Fortran

- First Scenario: Fortran + CUDA C/C++
 - Assuming there is no CUDA code in the Fortran files.
 - Hipify CUDA
 - Compile and link with hipcc
- Second Scenario: CUDA Fortran
 - There is no hipify equivalent but there is another approach...
 - HIP functions are callable from C, using `extern C`
 - See hipfort

CUDA Fortran -> Fortran + HIP C/C++

- There is no HIP equivalent to CUDA Fortran
- But HIP functions are callable from C, using `extern C`, so they can be called directly from Fortran
- The strategy here is:
 - **Manually port** CUDA Fortran code to HIP kernels in C-like syntax
 - Wrap the kernel launch in a C function
 - Call the C function from Fortran through Fortran's ISO_C_binding. It requires Fortran 2008 because of the pointers utilization.
- This strategy should be usable by Fortran users since it is standard conforming Fortran
- ROCm has an interface layer, hipFort, which provides the wrapped bindings for use in Fortran
 - <https://github.com/ROCmSoftwarePlatform/hipfort>

Alternatives to HIP

- Can also target AMD GPUs through OpenMP[®] 5.0 target offload
 - ROCm provides OpenMP[®] support
 - AMD OpenMP[®] compiler (AOMP) could integrate updated improvements regarding OpenMP[®] offloading performance, sometimes experimental stuff to validate before ROCm integration (<https://github.com/ROCm-Developer-Tools/aomp>)
 - GCC provides OpenMP[®] offload support.
- GCC will provide OpenACC
- Clacc from ORNL: <https://github.com/llvm-doe-org/llvm-project/tree/clacc/main> OpenACC from LLVM[™] only for C (Fortran and C++ in the future)
 - Translate OpenACC to OpenMP[®] Offloading

OpenMP® Offload GPU Support

- ROCm and AOMP
 - ROCm supports both HIP and OpenMP®
 - AOMP: the AMD OpenMP® research compiler, it is used to prototype the new OpenMP® features for ROCm
- HPE Compilers
 - Provides offloading support to AMD GPUs, through OpenMP, HIP, and OpenACC (only for Fortran)
- GNU compilers:
 - Provide OpenMP® and OpenACC offloading support for AMD GPUs
 - GCC 11: Supports AMD GCN gfx908
 - GCC 13: Supports AMD GCN gfx90a

Understanding the hardware options

- **rocminfo**
 - 110 CUs
 - Wavefront of size 64
 - 4 SIMDs per CU

#pragma omp target teams distribute parallel for simd

Options for pragma omp teams target:

- num_teams(220): Multiple number of workgroups with regards the compute units
- thread_limit(256): Threads per workgroup
- Thread limit is multiple of 64
- Teams*thread_limit should be multiple or a divisor of the trip count of a loop

```
Node: 11
Device Type: GPU
Cache Info:
  L1: 16(0x10) KB
  L2: 8192(0x2000) KB
Chip ID: 29704(0x7408)
Cacheline Size: 64(0x40)
Max Clock Freq. (MHz): 1700
BDFID: 56832
Internal Node ID: 11
Compute Unit: 110
SIMDs per CU: 4
Shader Engines: 8
Shader Arrs. per Eng.: 1
WatchPts on Addr. Ranges:4
Features: KERNEL_DISPATCH
Fast F16 Operation: TRUE
Wavefront Size: 64(0x40)
Workgroup Max Size: 1024(0x400)
Workgroup Max Size per Dimension:
  x 1024(0x400)
  y 1024(0x400)
  z 1024(0x400)
Max Waves Per CU: 32(0x20)
Max Work-item Per CU: 2048(0x800)
```

Hipify example Pennant mini-app

What about a real example of converting a CUDA code to HIP

Pennant is a mini-app for unstructured Lagrangian hydrodynamics

Download the Pennant implementation for CUDA

- <https://asc.llnl.gov/sites/asc/files/2020-09/pennant-singlenode-cude.tgz>
- `tar -xzvf pennant-singlenode-cude.tgz`
- `cd PENNANT`

Use the `hipify` command for converting a whole directory tree

- `./hipconvertinplace-perl.sh .`
- `mv src/HydroGPU.cu src/HydroGPU.hip`

Additional source modifications

- most are related to the `double2` type (`HIP_vector_type <double,2>`)
- HIP has support for operations on the `HIP_vector_type`

Changes to the Makefile

- All compiles use the `hipcc` compiler (not split between device and host)

Additional source modifications

- Change all occurrences of `__CUDACC__` to `__HIPCC__` in `src/Vec2.hh` (double2 definition)
- Comment out all `HIP_vector_type` operations with an `#ifdef __CUDACC__` in `src/Vec2.hh`
- Comment out `atomicMin` operation with `#ifdef __CUDACC__` in `src/HydroGPU.hip`
- Move `#include <hip/hip_runtime.h>` (2 occurrences) in `src/HydroGPU.hip` into a `#ifdef __HIPCC__` block in `src/Vec2.hh`

Changes to Vec2.hh – double2 type and hip include file

<pre> 1 +-- 15 lines: Vec2.hh----- 16 #include <cmath> 17 #include <string> 18 #include <sstream> 19 #include <ostream> 20 21 22 #ifndef __CUDA__ ----- 23 #define FNQUALIFIERS __host__ __device__ 24 #else 25 #define FNQUALIFIERS 26 #endif 27 28 // This class is defined with nearly all functions inline, 29 // to give the compiler maximum opportunity to optimize. 30 // Only the functions involving strings and I/O are 31 // out-of-line. 32 33 #ifndef __CUDA__ 34 // we are not in CUDA, so need to define our own double2 struct 35 struct double2 36 { 37 typedef double value_type; 38 double x, y; 39 inline double2() {} 40 +-- 39 lines: inline double2(const double& x_, const double& y_) : x(x_), y(y_) {}----- 79 }; // double2 80 81 inline double2 make_double2(const double& x_, const double& y_) { 82 return(double2(x_, y_)); 83 } 84 85 #else 86 // we are in CUDA; double2 is defined but needs op= operators 87 FNQUALIFIERS 88 inline double2& operator+=(double2& v, const double2& v2) 89 { 90 v.x += v2.x; 91 v.y += v2.y; 92 +--182 lines: return(v);----- </pre>	<pre> + 1 +-- 15 lines: Vec2.hh----- + 16 #include <cmath> + 17 #include <string> + 18 #include <sstream> + 19 #include <ostream> + 20 + 21 + 22 #ifndef __HIP__ + 23 #include <hip/hip_runtime.h> + 24 #define FNQUALIFIERS __host__ __device__ + 25 #else + 26 #define FNQUALIFIERS + 27 #endif + 28 + 29 // This class is defined with nearly all functions inline, + 30 // to give the compiler maximum opportunity to optimize. + 31 // Only the functions involving strings and I/O are + 32 // out-of-line. + 33 + 34 #ifndef __HIP__ + 35 // we are not in CUDA, so need to define our own double2 struct + 36 struct double2 + 37 { + 38 typedef double value_type; + 39 double x, y; + 40 inline double2() {} + 41 +-- 39 lines: inline double2(const double& x_, const double& y_) : x(x_), y(y_) {}----- + 80 }; // double2 + 81 + 82 inline double2 make_double2(const double& x_, const double& y_) { + 83 return(double2(x_, y_)); + 84 } + 85 + 86 #elif defined(__CUDA__) + 87 // we are in CUDA; double2 is defined but needs op= operators + 88 FNQUALIFIERS + 89 inline double2& operator+=(double2& v, const double2& v2) + 90 { + 91 v.x += v2.x; + 92 v.y += v2.y; + 93 +--182 lines: return(v);----- </pre>
---	---

Additional changes to HydroGPU.hip

```

1  /*
2  * HydroGPU.cu
3  *
4  * Created on: Aug 2, 2012
5  * Author: cferenba
6  *
7  +-- 5 lines: * Copyright (c) 2012, Los Alamos National Security, LLC.-----
12
13 #include "HydroGPU.hh"
14
15 #include <cmath>
16 #include <cstdio>
17 #include <algorithm>
18
19 #include <thrust/copy.h>
20 #include <thrust/sequence.h>
21 #include <thrust/sort.h>
22 #include <thrust/device_ptr.h>
23
24 #include "Memory.hh"
25
26 +--693 lines: #include "Vec2.hh"-----
717     idtz = (z << 1) | 1;
718 }
719
720 }
721
722
723 #ifdef __CUDACC__
724 static __device__ double atomicMin(double* address, double val)
725 {
726     unsigned long long int* address_as_ull =
727         (unsigned long long int*)address;
728     unsigned long long int old = *address_as_ull, assumed;
729     do {
730 +-- 2 lines: assumed = old;-----
731         __double_as_longlong(min(val,
732             __longlong_as_double(assumed)));
733     } while (assumed != old);
734     return __longlong_as_double(old);
735 }
736
737 #endif
738
739
740 static __device__ void hydroFindMinDt(
741     const int z,
742     const int z0,
743     const int zlength,
744     const double dtz,
745 +--564 lines: const int idtz,-----

```

```

1 #include "hip/hip_runtime.h"
2 /*
3 * HydroGPU.cu
4 *
5 * Created on: Aug 2, 2012
6 * Author: cferenba
7 *
8 +-- 5 lines: * Copyright (c) 2012, Los Alamos National Security, LLC.-----
13
14 #include "HydroGPU.hh"
15
16 #include <cmath>
17 #include <cstdio>
18 #include <algorithm>
19 #include <hip/hip_runtime.h>
20 #include <thrust/copy.h>
21 #include <thrust/sequence.h>
22 #include <thrust/sort.h>
23 #include <thrust/device_ptr.h>
24
25 #include "Memory.hh"
26
27 +--693 lines: #include "Vec2.hh"-----
719     idtz = (z << 1) | 1;
720 }
721
722 }
723
724
725 static __device__ double atomicMin(double* address, double val)
726 {
727     unsigned long long int* address_as_ull =
728         (unsigned long long int*)address;
729     unsigned long long int old = *address_as_ull, assumed;
730     do {
731 +-- 2 lines: assumed = old;-----
732         __double_as_longlong(min(val,
733             __longlong_as_double(assumed)));
734     } while (assumed != old);
735     return __longlong_as_double(old);
736 }
737
738
739
740 static __device__ void hydroFindMinDt(
741     const int z,
742     const int z0,
743     const int zlength,
744     const double dtz,
745 +--564 lines: const int idtz,-----

```

Makefile changes

- Change all CUDAC occurrences to CXX
 - Comment out first CXX definition block so second one takes effect
 - Comment out the `CXXFLAGS := $(CXXFLAGS_OPT) $(CPPFLAGS)` line so next line takes effect
 - Change `nvcc` to `hipcc`
 - Change `CXXFLAGS` to add `-std=c++14 --offload-arch=gfx90a`
 - Change `LDFLAGS` to `--offload-arch=gfx90a` instead of CUDA libraries
 - Comment out all build rules for `.cu` files
-
- We'll do a more thorough code conversion in the exercises with a portable build system.

Makefile diffs

```

1 +-- 22 lines: BUILDDIR := build-----
23 #CXX := g++
24 #CXXFLAGS_DEBUG := -g
25 #CXXFLAGS_OPT := -O3
26 #CXXFLAGS_OPENMP := -fopenmp
27
28 # intel flags:
29 #CXX := icpc
30 #CXXFLAGS_DEBUG := -g
31 #CXXFLAGS_OPT := -O3 -fast -fno-alias
32 #CXXFLAGS_OPENMP := -openmp
33
34 # pgi flags:
35 #CXX := pgCC
36 #CXXFLAGS_DEBUG := -g
37 #CXXFLAGS_OPT := -O3 -fastsse
38 #CXXFLAGS_OPENMP := -mp
39
40 # end compiler-dependent flags
41
42 CXX := hipcc
43 CXXFLAGS := -std=c++14
44 CXXFLAGS_DEBUG := -G -lineinfo
45 CXXFLAGS_OPT := -O3
46
47 LD := $(CXX)
48 LDFLAGS :=
49
50 # select optimized or debug
51 #CXXFLAGS := $(CXXFLAGS_OPT) $(CPPFLAGS)
52 CXXFLAGS += $(CXXFLAGS_OPT) $(CPPFLAGS)
53 #CXXFLAGS := $(CXXFLAGS_DEBUG) $(CPPFLAGS)
54 #CXXFLAGS += $(CXXFLAGS_DEBUG) $(CPPFLAGS)
55
56 # add openmp flags (comment out for serial build)
57 #CXXFLAGS += $(CXXFLAGS_OPENMP)
58 #LDFLAGS += $(CXXFLAGS_OPENMP)
59
60 all : $(BINARY)
61 +-- 7 lines: -include $(DEPS)-----
62
63 $(BUILDDIR)/%.o : $(SRCDIR)/%.cc
64     @echo compiling $<
65     $(mktargetdir)
66     $(CXX) $(CXXFLAGS) $(CXXINCLUDES) -c -o $@ $<
67
68 $(BUILDDIR)/%.o : $(SRCDIR)/%.cu
69     @echo compiling $<
70     $(mktargetdir)
71     ## unsetting of CPATH is needed to make hipcc and icpc
72     ## play nicely together
73     (CPATH=$(CXX) $(CXXFLAGS) $(CXXINCLUDES) -c -o $@ $<)
74
75 $(BUILDDIR)/%.d : $(SRCDIR)/%.cc
76     @echo making depends for $<
77     $(mktargetdir)
78     @$(CXX) $(CXXFLAGS) $(CXXINCLUDES) -M $< | sed "s!^[^ \t]*\.[^ \t]*:.*$@!>$@" >$@
79
80 $(BUILDDIR)/%.d : $(SRCDIR)/%.cu
81     @echo making depends for $<
82     $(mktargetdir)
83     @$(CXX) $(CXXFLAGS) $(CXXINCLUDES) -M $< | sed "s!^[^ \t]*\.[^ \t]*:.*$@!>$@" >$@
84
85 define maketargetdir
86     -@mkdir -p $(dir $@) > /dev/null 2>&1
87 endef
88
89 clean :
90
91 rm -f $(BINARY) $(OBSJS) $(DEPS)

```

```

1 +-- 22 lines: BUILDDIR := build-----
23 #CXX := g++
24 #CXXFLAGS_DEBUG := -g
25 #CXXFLAGS_OPT := -O3
26 #CXXFLAGS_OPENMP := -fopenmp
27
28 # intel flags:
29 #CXX := icpc
30 #CXXFLAGS_DEBUG := -g
31 #CXXFLAGS_OPT := -O3 -fast -fno-alias
32 #CXXFLAGS_OPENMP := -openmp
33
34 # pgi flags:
35 #CXX := pgCC
36 #CXXFLAGS_DEBUG := -g
37 #CXXFLAGS_OPT := -O3 -fastsse
38 #CXXFLAGS_OPENMP := -mp
39
40 # end compiler-dependent flags
41
42 CUDAC := nvcc
43 CUDACFLAGS := -arch=sm_21 --ptxas-options=-v
44 CUDACFLAGS_DEBUG := -G -lineinfo
45 CUDACFLAGS_OPT := -O3
46
47 LD := $(CXX)
48 LDFLAGS := -L$(CUDA_INSTALL_PATH)/lib64 -lcudart
49
50 # select optimized or debug
51 #CXXFLAGS := $(CXXFLAGS_OPT) $(CPPFLAGS)
52 CUDACFLAGS += $(CUDACFLAGS_OPT) $(CPPFLAGS)
53 #CXXFLAGS := $(CXXFLAGS_DEBUG) $(CPPFLAGS)
54 #CUDACFLAGS += $(CUDACFLAGS_DEBUG) $(CPPFLAGS)
55
56 # add openmp flags (comment out for serial build)
57 #CXXFLAGS += $(CXXFLAGS_OPENMP)
58 #LDFLAGS += $(CXXFLAGS_OPENMP)
59
60 all : $(BINARY)
61 +-- 7 lines: -include $(DEPS)-----
62
63 $(BUILDDIR)/%.o : $(SRCDIR)/%.cc
64     @echo compiling $<
65     $(mktargetdir)
66     $(CXX) $(CXXFLAGS) $(CXXINCLUDES) -c -o $@ $<
67
68 $(BUILDDIR)/%.o : $(SRCDIR)/%.cu
69     @echo compiling $<
70     $(mktargetdir)
71     ## unsetting of CPATH is needed to make nvcc and icpc
72     ## play nicely together
73     (CPATH=$(CUDAC) $(CUDACFLAGS) $(CUDACINCLUDES) -c -o $@ $<)
74
75 $(BUILDDIR)/%.d : $(SRCDIR)/%.cc
76     @echo making depends for $<
77     $(mktargetdir)
78     @$(CXX) $(CXXFLAGS) $(CXXINCLUDES) -M $< | sed "s!^[^ \t]*\.[^ \t]*:.*$@!>$@" >$@
79
80 $(BUILDDIR)/%.d : $(SRCDIR)/%.cu
81     @echo making depends for $<
82     $(mktargetdir)
83     @$(CUDAC) $(CUDACFLAGS) $(CUDACINCLUDES) -M $< | sed "s!^[^ \t]*\.[^ \t]*:.*$@!>$@" >$@
84
85 define maketargetdir
86     -@mkdir -p $(dir $@) > /dev/null 2>&1
87 endef
88
89 clean :
90
91 rm -f $(BINARY) $(OBSJS) $(DEPS)

```

Summary

- Most of the changes are automatic
- The more specialized use of vector types on the GPU required some manual work
- Watch out for `#ifdefs`. They usually haven't considered all the cases.
- The makefile required more changes than the source
- This is a simple makefile. More complex build systems may require more work.

Disclaimer

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions, and typographical errors. The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. Any computer system has risks of security vulnerabilities that cannot be completely prevented or mitigated. AMD assumes no obligation to update or otherwise correct or revise this information. However, AMD reserves the right to revise this information and to make changes from time to time to the content hereof without obligation of AMD to notify any person of such revisions or changes.

THIS INFORMATION IS PROVIDED 'AS IS.' AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS, OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION. AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY RELIANCE, DIRECT, INDIRECT, SPECIAL, OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF AMD IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

© 2023 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, ROCm, Radeon, CDNA, Instinct, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

The OpenMP name and the OpenMP logo are registered trademarks of the OpenMP Architecture Review Board.

HPE is a registered trademark of Hewlett Packard Enterprise Company and/or its affiliates.

LLVM is a trademark of LLVM Foundation

Perl is a trademark of Perl Foundation.

Questions?

