

# Timing Instructions for Fun and Profit

Daniel Weber, Lukas Gerlach, Michael Schwarz | August 23, 2022





High-Precision Timings



Distinguish Instructions



Break Security Mitigations

## **Exercise Requirements**



#### **Hardware/Software Requirements:**

- · x86 CPU (Intel or AMD)
- · Linux installation
- · Installed tools: python3, gcc, make
- · Installed Python package: matplotlib

## Translating Code to Assembly

#### C Code

```
unsigned int a = 5;
unsigned int b = 2;
return a * b:
```

#### Option 1

```
mov eax, 5
mov ebx, 2
mul ebx
ret
```

#### **Option 2**

```
mov eax, 5
mov ebx, 2
add eax, eax
ret
```

#### **Different Execution Times?** Yes!



#### Instructions vary in their execution time


· NOP ⇒ instant ("0" CPU cycles)

 $\cdot$  ADD / XOR  $\Longrightarrow$  fast (1 CPU cycle)

 $\bullet$  MUL  $\Longrightarrow$  okish (3-4 CPU cycles)

 $\cdot$  SYSCALL / DIV  $\Longrightarrow$  slow (10-39 CPU cycles)

4 CISPA Summer School: Timing Instructions for Fun and Profit




Can we **observe** these effects? Let's find out!

# Experiment Idea



- 1) Time fast instruction
- 2) Time slow instruction
- 3) Plot the timings



How do we get high-precision time measurements?


### High-Precision Time Measurements



- · x86 has two instructions: rdtsc and rdtscp
- · Reads the processor's time-stamp counter
- → CPU cycles since reset
  - · Highly accurate (nanoseconds), low overhead

### **High-Precision Time Measurements**

```
[...]
rdtsc
function()
rdtsc
[...]
```



What about out-of-order execution?



#### Out-of-order execution → different possibilities

rdtsc	rdtsc	rdtsc
function()	[]	rdtsc
[]	rdtsc	function()
rdtsc	function()	[]

### Prevent Reordering



- Pseudo-serializing instruction rdtscp (recent CPUs)
- · Serializing instructions like cpuid
- · Fences like mfence

Intel, How to Benchmark Code Execution Times on Intel IA-32 and IA-64 Instruction Set Architectures White Paper, December 2010.

### **High-Precision Time Measurements (Accurate)**

```
[...]
mfence
rdtsc
mfence
function()
mfence
rdtsc
mfence
[...]
```



Let's get our hands dirty!

### **Exercise 1: Instruction Timing Differences**



#### The Task:

Build a histogram showing the difference between a XOR and a DIV.

#### Hints for better results:

- Connect your laptop to power
- · Close unrelated programs



#### **Exercise 1:**

# **Observing Instruction Timings**

https://challenge.attacking.systems/timing.tar.gz