

Lab Report

Created By: Bab

Introduction

The goal of this lab will be to create a baseline design that interfaces with some external interfaces and provide a baseline design for the remainder of the course. We will be making use of the Buttons, Switches, and LEDs on the FPGA development boards.

Equipment Used



Xilinx board (Nexys A7)

Procedure

- 1) Downloading Vivado
- 2) Downloading diligent Board files
- 3) Creating a Vivado Project
- 4) Adding VHDL
- 5) Assigning pins
- 6) Vivado Design Flow
 - a. Run Synthesis
 - b. Run Implementation
 - c. Generate Bitstream
- 7) Programming FPGA
- 8) Hardware Board Setup (Xilinx) and programming the device

Results

Here the results of the lab. Including the graphs or pictures or the like depicting or showcasing Lab's results.



Lab01_A_Final - [C:\Users\Student\Desktop\Bab_Vivado\Lab01_A_Final\src] - Vivado 2024.2

File Edit Flow Tools Reports Window Layout View Help Quick Access

Running write_bitstream Cancel

Default Layout

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Run Linter
- Open Elaborated Design

SYNTHESIS

IMPLEMENTATION

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

Sources

- Design Sources (1)
- lab1_top Behavioral (lab1_top-3-1.vhd)
- Constraints (1)
- const_1 (1)
- Simulation Sources (1)
- Utility Sources (1)

Hierarchy Libraries Compile Order

Source File Properties

lab1_top-3-1.vhd

Location: C:\Users\Student\Desktop\Bab_Vivado\Lab01_A_Final\src

Time: Sum

General Properties

Project Summary

Device: lab1_top-3-1.vhd

C:\Users\Student\Desktop\Bab_Vivado\Lab01_A_Final\src\srcs\imports\Downloadlab1_top-3-1.vhd

```
--Bays 3 --
seg7 : out STD_LOGIC_VECTOR (6 downto 0);
--seg
--seg : out STD_LOGIC_VECTOR (3 downto 0);
}
end lab1_top;

architecture Behavioral of lab1_top is
-- This Module Functions as a 7 segment decoder and assigned hex values to seg7
-- based on the input of DSW - DSW3 or the input digit.
signal display_digit : std_logic_vector(3 downto 0);
begin
display_digit <= SW(3 downto 0);

seg7 <= "11000000" when display_digit = "0" else
"11111001" when display_digit = "1" else
"10100100" when display_digit = "2" else
"10010001" when display_digit = "3" else
"10011001" when display_digit = "4" else
"10010010" when display_digit = "5" else
"10000010" when display_digit = "6" else
"11111000" when display_digit = "7" else
"10000000" when display_digit = "8" else
"10010000" when display_digit = "9" else
"10001000" when display_digit = "A" else
```

Tcl Console Messages Log Reports Design Runs DRC Methodology Power Linter Timing

Violations (1) Waived (0) All (1)

| Rule ID | RTL Name | RTL Hierarchy | Message Body | File Name |
|-----------|----------|---------------|--------------------------------------|----------------------|
| INFER-1 | | | | |
| INFER-1#1 | seg7_reg | lab1_top | Inferred latch for signal 'seg7_reg' | lab1_top-3-1.vhd: 45 |

Lab01_A_Final - [C:\Users\Student\Desktop\Bab_Vivado\Lab01_A_Final\src] - Vivado 2024.2

File Edit Flow Tools Reports Window Layout View Help Quick Access

Running write_bitstream Cancel

Default Layout

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Run Linter
- Open Elaborated Design

SYNTHESIS

IMPLEMENTATION

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

Sources

- Design Sources (1)
- lab1_top Behavioral (lab1_top-3-1.vhd)
- Constraints (1)
- const_1 (1)
- Simulation Sources (1)
- Utility Sources (1)

Hierarchy Libraries Compile Order

Source File Properties

Neuys-A7-100T-Master.xdc

Location: C:\Users\Student\Desktop\Bab_Vivado\Lab01_A_Final\src

Time: Sum

General Properties

Project Summary

Device: lab1_top-3-1.vhd

Neuys-A7-100T-Master.xdc

C:\Users\Student\Desktop\Bab_Vivado\Lab01_A_Final\src\srcs\imports\Bab_Vivado\Neuys-A7-100T-Master.xdc

```
#set_property -dict { PACKAGE_PIN G14 IOSTANDARD LVCMOS33 } [get_ports { LED17_B }]; #X0_L18N_T1_D05_A20V_B_18 Sch=led17_b
#set_property -dict { PACKAGE_PIN R11 IOSTANDARD LVCMOS33 } [get_ports { LED17_G }]; #X0_B_14 Sch=led17_g
#set_property -dict { PACKAGE_PIN R16 IOSTANDARD LVCMOS33 } [get_ports { LED17_R }]; #X0_L118N_T1_D05C_14 Sch=led17_r
}

#7 segment display
#set_property -dict { PACKAGE_PIN T10 IOSTANDARD LVCMOS33 } [get_ports { seg7[0] }]; #X0_L24N_T1_A10_D16_14 Sch=seg7_0
#set_property -dict { PACKAGE_PIN R10 IOSTANDARD LVCMOS33 } [get_ports { seg7[1] }]; #X0_Z_14 Sch=seg7_1
#set_property -dict { PACKAGE_PIN R16 IOSTANDARD LVCMOS33 } [get_ports { seg7[2] }]; #X0_Z_18 Sch=seg7_2
#set_property -dict { PACKAGE_PIN R13 IOSTANDARD LVCMOS33 } [get_ports { seg7[3] }]; #X0_L17P_T1_A10V_18 Sch=seg7_3
#set_property -dict { PACKAGE_PIN R15 IOSTANDARD LVCMOS33 } [get_ports { seg7[4] }]; #X0_L17P_T1_B00C_14 Sch=seg7_4
#set_property -dict { PACKAGE_PIN T11 IOSTANDARD LVCMOS33 } [get_ports { seg7[5] }]; #X0_L17P_T1_A10_D16_14 Sch=seg7_5
#set_property -dict { PACKAGE_PIN T10 IOSTANDARD LVCMOS33 } [get_ports { seg7[6] }]; #X0_L47_T1_D16_14 Sch=seg7_6
#set_property -dict { PACKAGE_PIN R15 IOSTANDARD LVCMOS33 } [get_ports { seg7[7] }]; #X0_L18N_T1_A10V_18 Sch=seg7_7
#set_property -dict { PACKAGE_PIN T17 IOSTANDARD LVCMOS33 } [get_ports { an[0] }]; #X0_L23P_T1_F08_B_18 Sch=an[0]
#set_property -dict { PACKAGE_PIN T18 IOSTANDARD LVCMOS33 } [get_ports { an[1] }]; #X0_L23P_T1_F08_B_18 Sch=an[1]
#set_property -dict { PACKAGE_PIN T19 IOSTANDARD LVCMOS33 } [get_ports { an[2] }]; #X0_L23P_T1_A10_D16_14 Sch=an[2]
#set_property -dict { PACKAGE_PIN T14 IOSTANDARD LVCMOS33 } [get_ports { an[3] }]; #X0_L17P_T1_A10V_18 Sch=an[3]
#set_property -dict { PACKAGE_PIN T14 IOSTANDARD LVCMOS33 } [get_ports { an[4] }]; #X0_L18N_T1_D12_14 Sch=an[4]
#set_property -dict { PACKAGE_PIN T14 IOSTANDARD LVCMOS33 } [get_ports { an[5] }]; #X0_L14V_T1_D05C_14 Sch=an[5]
#set_property -dict { PACKAGE_PIN R2 IOSTANDARD LVCMOS33 } [get_ports { an[6] }]; #X0_L23P_T1_3F Sch=an[6]
#set_property -dict { PACKAGE_PIN T13 IOSTANDARD LVCMOS33 } [get_ports { an[7] }]; #X0_L23P_T1_A10_D16_14 Sch=an[7]
}

#X00 Reset Button
#set_property -dict { PACKAGE_PIN C10 IOSTANDARD LVCMOS33 } [get_ports { CPU_RESETN }]; #X0_L33P_T1_D05_A20V_18 Sch=cpu_resetn
}

#Button
#set_property -dict { PACKAGE_PIN R17 IOSTANDARD LVCMOS33 } [get_ports { BTNC }]; #X0_L18P_T1_D05_14 Sch=btnc
#set_property -dict { PACKAGE_PIN M18 IOSTANDARD LVCMOS33 } [get_ports { BTND }]; #X0_L47_T1_D05_14 Sch=btnd
```

Tcl Console Messages Log Reports Design Runs DRC Methodology Power Linter Timing

Violations (1) Waived (0) All (1)

| Rule ID | RTL Name | RTL Hierarchy | Message Body | File Name |
|-----------|----------|---------------|--------------------------------------|----------------------|
| INFER-1 | | | | |
| INFER-1#1 | seg7_reg | lab1_top | Inferred latch for signal 'seg7_reg' | lab1_top-3-1.vhd: 45 |



Conclusion

The Objective of the Lab was met the program was run on hardware as well with the successful out put.