Lab Report

Created By: Bab

Introduction

The goal of this first portion of the lab was to create a baseline design for your development kit of choice to create a bitfile, which will be used to program the Artix-7 FPGA on the development board with a block design as well as a "Hello World" program in Vitis IDE.

Equipment Used


Xilinix board (Nexys A7)


Procedure


- 1) Downloading Vivado
- 2) Downloading diligent Board files
- 3) Creating a Vivado Project
- 4) Adding two VHDL files
- 5) Vivado Design Flow
 - a. Run Synthesis
 - b. Run Implementation
 - c. Generate Bitatream
- 6) Programing FPGA
- 7) Hardware Board Setup (Xilinix) and programing the device


Results


Here the results of the lab. Including the graphs or pictures or the like depicting or showcasing Lab's results.











Conclusion	
The Objective of the Lab was met the program was run on hardware as well with the successful of	out put.