

Lab Report

Created By: Bab

Introduction

The goal of this first portion of the lab was to create a baseline design for your development kit of choice to create a bitfile, which will be used to program the Artix-7 FPGA on the development board with a block design as well as a “Hello World” program in Vitis IDE.

Equipment Used

Xilinx board (Nexys A7)

Procedure

- 1) Downloading Vivado
- 2) Downloading diligent Board files
- 3) Creating a Vivado Project
- 4) Adding two VHDL files
- 5) Vivado Design Flow
 - a. Run Synthesis
 - b. Run Implementation
 - c. Generate Bitstream
- 6) Programming FPGA
- 7) Hardware Board Setup (Xilinx) and programming the device

Results

Here the results of the lab. Including the graphs or pictures or the like depicting or showcasing Lab's results.

Lab3_A - [C:/Users/Student/Desktop/Tab_Vivado/Lab3_A/Lab3_A.xpr] - Vivado 2024.2

File Edit Flow Tools Reports Window Layout View Help Quick Access

Flow Navigator

- PROJECT MANAGER
 - Settings
 - Add Sources
 - Language Templates
 - IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Run Linter
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager

Design_name

- External Interfaces
- Interface Connections
- Ports
- Nets
- axi_smc (AXI SmartConnect 1.0)
- axi_uartlite_0 (AXI UARTlite 2.0)
 - 0_Axi
 - UART
 - interrupt
 - s_axi_ack
 - s_axi_arstn
- mdm_1 (MicroBlaze Debug Module (MDM) 3.2)
- microblaze_0 (MicroBlaze 11.0)
 - microblaze_0_local_memory
 - rs1_clk_100M (Processor System Reset 5.0)

Diagram

Designer Assistance available. Run Block Automation

Tcl Console

```
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external [get_bd_cells dps_and_leds]'
INFO: [Common 17-17] undo 'make_bd_pins_external [get_bd_cells dps_and_leds]'
INFO: [Common 17-17] undo 'startgroup'
INFO: [Common 17-17] undo 'set_property NAME dps_and_leds [get_bd_cells /axi_uartlite_0]'
set_property NAME GPIO [get_bd_pins /axi_uartlite_0/rs]
WARNING: [BD 41-1442] Cannot get the parameter 'NAME' on '/axi_uartlite_0/rs' - Parameter does not exist.
set_property NAME GPIO [get_bd_pins /axi_uartlite_0/rs]
WARNING: [BD 41-1442] Cannot get the parameter 'NAME' on '/axi_uartlite_0/rs' - Parameter does not exist.
```

Lab3_A - [C:/Users/Student/Desktop/Tab_Vivado/Lab3_A/Lab3_A.xpr] - Vivado 2024.2

File Edit Flow Tools Reports Window Layout View Help Quick Access

Flow Navigator

- PROJECT MANAGER
 - Settings
 - Add Sources
 - Language Templates
 - IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Run Linter
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager

Design_name

- External Interfaces
- Interface Connections
- Ports
- Nets
- axi_smc (AXI SmartConnect 1.0)
- axi_uartlite_0 (AXI UARTlite 2.0)
 - 0_Axi
 - UART
 - interrupt
 - s_axi_ack
 - s_axi_arstn
- mdm_1 (MicroBlaze Debug Module (MDM) 3.2)
- microblaze_0 (MicroBlaze 11.0)
 - microblaze_0_local_memory
 - rs1_clk_100M (Processor System Reset 5.0)

Diagram

Designer Assistance available. Run Block Automation

Tcl Console

```
CONFIG: UARTLITE_BOARD_INTERFACE (Custom) \
[get_bd_cells axi_uartlite_0]
INFO: [Common 17-17] undo 'startgroup'
set_property NAME dps_and_leds [get_bd_cells /axi_uartlite_0]
startgroup
make_bd_pins_external [get_bd_cells dps_and_leds]
make_bd_intf_pins_external [get_bd_cells dps_and_leds]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external [get_bd_cells dps_and_leds]'
INFO: [Common 17-17] undo 'make_bd_pins_external [get_bd_cells dps_and_leds]'
```

File

Edit

Flow

Tools

Reports

Window

Layout

View

Help

Quick Access

Ready

Default Layout

How Navigator

PROJECT MANAGER

Settings

Add Sources

Language Templates

IP Catalog

IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

SIMULATION

Run Simulation

RTL ANALYSIS

Run Linter

Open Elaborated Design

SYNTHESIS

Run Synthesis

Open Synthesized Design

IMPLEMENTATION

Run Implementation

Open Implemented Design

PROGRAM AND DEBUG

Generate Bitstream

Open Hardware Manager

BLOCK DESIGN - Design_name*

Sources

Design

Signals

Board

Design_name

External Interfaces

Interface Connections

Ports

Nets

axi_smc (AXI SmartConnect 1.0)

bsp_axi_and_ints (VIO Linter 2.0)

mdm_1 (MicroBlaze Debug Module (MDM) 3.2)

microblaze_0 (MicroBlaze 11.0)

microblaze_0_local_memory

rst_clk_100M (Processor System Reset 5.0)

Diagram

lab3_top-2.vhd

clkdivder-1-1.vhd

Address Editor

Address Map

Default View

Validate Design

Validation successful. There are no errors or critical warnings in this design.

OK

System Net rst_clk_100M_peripheral_reset

microblaze_0

MicroBlaze

microblaze_0 local memory

rst_clk_100M

Processor System Reset

axi_smc

AXI SmartConnect

Tcl Console

Messages

Log

Reports

Design Runs

validate_bd_design

INFO: [BD 5-143] Reserving offset range 0xa0400_0000 [64K] from slave interface '/axi_emc/900_AXI1' to master interface '/axi_emc/M00_AXI1'. This will be used by smartconnect on path for routing.

INFO: [xilinx.com:ip:smartconnect:1.0-1] Design_name_axi_emc_1 SmartConnect Design_name_axi_emc_1 is in Low-Area Mode.

WARNING: [rtnetgen 44-44] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.

INFO: [xilinx.com:ip:microblaze:11.0-3] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.

INFO: [BD 5-143] Reserving offset range 0xa0400_0000 [64K] from slave interface '/axi_emc/900_AXI1' to master interface '/axi_emc/M00_AXI1'. This will be used by smartconnect on path for routing.

INFO: [xilinx.com:ip:smartconnect:1.0-1] Design_name_axi_emc_1 SmartConnect Design_name_axi_emc_1 is in Low-Area Mode.

INFO: [validate_bd_design -force

WARNING: [rtnetgen 44-44] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.

INFO: [xilinx.com:ip:microblaze:11.0-3] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.

The screenshot displays the Vivado IDE interface. The top bar shows the file path: `C:\Users\Student\Desktop\Bat_Vivado\Lab3_A\Lab3_A_xproj - Vivado 2024.2`. The main workspace is divided into several panels:

- Left Panel:** Contains the **PROJECT MANAGER** and **SOURCES** panels. The **PROJECT MANAGER** shows the project hierarchy with **Design_name (Design_name.bd) (1)** selected. The **SOURCES** panel shows the source files, including **Design_name (Design_name.bd) (1)**.
- Right Panel:** Displays the **Project Summary** for **lab3_top-2.vhd** and **chdivider-1.1.vhd**. It shows the project location, date, and a list of source files.
- Bottom Panel:** Shows the **Design Runs** table, which lists the synthesis and implementation runs. The table has columns for Name, Constraints, Status, WNS, TNS, WHS, THS, WESS, TPWS, Total Power, Failed Routes, RQA Score, CoR Suggestions, LUT, FF, BRAM, URAM, DSP, Start, Elapsed, and Run Strategy.

A **Launch Run** dialog box is open in the center, prompting the user to launch the selected synthesis or implementation runs. The dialog includes a **Launch directory** field set to `-Default Launch Directory-` and a **Options** section with radio buttons for **Launch runs on local host** (selected) and **generate scripts only**. The **Launch runs on local host** option has a sub-option for **Number of jobs** set to `8`. There is also a checkbox for **Don't show this dialog again** and buttons for **OK** and **Cancel**.

The screenshot shows the Xilinx Vivado IDE interface during the implementation stage. The top bar displays the project name and version. The left sidebar contains the 'Project Manager' and 'Implementation' sections. The main workspace shows the 'Device' tab for 'lab3_top-2.vhd' and 'clicdivider-1.1.vhd'. The 'Source File Properties' panel shows 'Design_name.bd' with 'Run Synthesis' checked. The 'Tcl Console' shows the 'Design Timing Summary' table.

Design Timing Summary		
Setup	Hold	Pulse Width
Worst Negative Slack (WNS): NA	Worst Hold Slack (WHS): NA	Worst Pulse Width Slack (WPWS): NA
Total Negative Slack (TNS): NA	Total Hold Slack (THS): NA	Total Pulse Width Negative Slack (TPWS): NA
Number of Failing Endpoints: NA	Number of Failing Endpoints: NA	Number of Failing Endpoints: NA
Total Number of Endpoints: NA	Total Number of Endpoints: NA	Total Number of Endpoints: NA

There are no user specified timing constraints.

The screenshot shows the Vivado IDE interface. The left sidebar contains the Project Manager, which lists the project 'lab3_top' and its components. The main editor displays the Verilog code for 'lab3_top_2.vhd'. The code defines a 32-bit adder using a 16-bit adder block and a carry-in. The bottom status bar shows the 'Design Timing Summary' tab, indicating that there are no user-specified timing constraints.

Conclusion

The Objective of the Lab was met the program was run on hardware as well with the successful out put.