## 18LV52 – ADVANCED VLSI DESIGN LABORATORY

#### LAB EXPERIMENT IV

Report submitted in partial fulfilment of the requirements for the degree of

#### MASTER OF ENGINEERING

#### Branch: ELECTRONICS AND COMMUNICATION ENGINEERING

Of Anna University



AUGUST 2021

#### **PSG COLLEGE OF TECHNOLOGY**

(Autonomous Institution)

 ${\bf COIMBATORE-641004}$ 

## Contents

Aim:	3
Design Description:	3
Verilog Code	29
PDK Details	36
Logic Synthesis Tool Flow	42
Yosys flow	42
OpenLane automated flow	44
<b>OpenLane Interactive flow</b>	46
Scripts for OpenLane flow	53
Generation of SERV Utilization and Area Report	65
Generation of Power Report	84
Generation of Timing Report	86
Maximum Operating Frequency Calculations	98
Schematic of Synthesized Netlist	99
Synthesized Netlist File	100
Layout Generation by Magic Tool	120
Final GDSII layout	132
Inferences	136

# **RTL TO GDSII FLOW using OpenLane**


## <u>Aim:</u>

To design and synthesize a customized design for


- Logic Synthesis Tool Flow using Yosys
- Obtaining the synthesized netlist along with block diagram after the flow.
- Performing Physical Design from RTL to GDS2 using OpenLane
- Generation of Area, Power and Timing report for the whole flow

## **Design Description:**

SERV is a bit-serial CPU which means that the internal datapath is one bit wide. SERV internal dataflow show the internal dataflow. For each instruction, data is read from the register file or the immediate fields of the instruction word and the result of the operation is stored back into the register file. Reading and writing memory is handled through the memory interface module.



## SERV internal dataflow




serv\_rf\_top is a top-level convenience wrapper that includes SERV and the default RF implementation and just exposes the timer IRQ and instruction/data wishbone buses.

### serv\_top

serv\_top is the top-level of the SERV core without an RF


#### serv\_alu




serv\_alu handles alu operations. The first input operand (A) comes from i\_rs1 and the second operand (B) comes from i\_rs2 or i\_imm depending on the type of operation. The data passes through the add/sub or bool logic unit and finally ends up in o\_rd to be written to the destination register. The output

o\_cmp is used for conditional branches to decide whether or not to take the branch.


The add/sub unit can do additions A+B or subtractions A-B by converting it to A+ $\overline{B}$ +1. Subtraction mode (i\_sub = 1) is also used for the comparisions in the slt\* and conditional branch instructions. The +1 used in subtraction mode is done by preloading the carry input with 1. Less-than comparisons are handled by converting the expression A<B to A-B<0 and checking the MSB, which will be set when the result is less than 0. This however requires sign-extending the operands to 33-bit inputs. For signed operands (when i\_cmp\_sig is set), the extra bit is the same as the MSB. For unsigned, the extra bit is always 0. Because the ALU is only active for 32 cycles, the 33rd bit must be calculated in parallel to the ordinary addition. The result from this operations is available in result\_lt. For equality checks, result\_eq checks that all bits are 0 from the subtraction.




serv\_bufreg




For two-stage operations, serv\_bufreg holds data between stages. This data can be the effective address for branches or load/stores or data to be shifted for shift ops. It has a serial output for streaming out results during stage two and a parallel output that forms the dbus address. serv\_bufreg also keeps track of the two lsb when calculating adresses. This is used to check for alignment errors. In order to support these different modes, the input to the shift register can come from rs1, the immediate (imm), rs1+imm or looped back from the shift register output. The latter is used for shift operations. For some operations, the LSB of the immediate is cleared before written to the shift register. The two LSB of the shift register are special. When the shift register is loaded, these two get written first before the rest of the register is filled up. This allows the memory interface to check data/address alignment early.



serv\_csr handles CSR accesses and all status related to (timer) interrupts. Out of the eight CSRs supported by SERV, only four resides in serv\_csr (mstatus, mie, mcause and mip) and for those registers, SERV only implement the bits required for ecall, ebreak, misalignment and timer interrupts. The four remaining CSRs are commonly stored in the RF







serv\_ctrl keeps track of the current PC and contains the logic needed to calculate the next PC. The PC is stored in shift register with a parellel output connected to the instruction bus.

The new PC can come from three sources. For normal instructions, it is incremented by four, which is the next 32-bit address. Jumps can be absolute or relative to the current PC. Absolute jumps are precalculated in serv\_bufreg and written directly to the PC. PC relative jumps have the offset part precalculated in serv\_bufreg which gets added to the current PC before storing as the new PC. The third source for the new PC comes from the CSR registers when entering or returning traps.


Some operations (LUI, AUIPC, jumps, entering or returning from traps) also update the destination register through o\_rd. In the case of misaligned instruction traps, the invalid PC is written to o\_bad\_pc to be passed to mtval.




serv\_decode



serv\_decode is responsible for decoding the operation word coming from ibus into a set of control signals that are used internally in SERV.




serv\_immdec



The main responsibility of serv\_immdec is to stitch together the pieces of immediates from the instruction word and push it out in the correct order. When a new instruction arrives, the relevant parts are placed into a number of shift registers, and the connections between the registers are setup differently depending on the type of operation.

serv\_immdec also extracts the register addresses from the operation word.




serv\_mem\_if prepares the data to be sent out on the dbus during store operations and serializes the incoming data during loads The memory interface is centered around four byte-wide shift registers connected in series. During store operations, the *dat\_en* signal is asserted long enough to shift in the data from rs2 to the right place in the shift registers and the parallel output of the shift registers is then presented to the data bus as a 32-bit word together with a byte mask. The <u>Data bus byte mask</u> table summarizes the logic for when the individual byte select signals are asserted depending on the two LSB of the data address together with the size (byte, halfword, word) of the write operation.


During load operations, the data from the bus is latched into the shift registers.  $dat\_en$  is again asserted to shift out data from the registers.  $i\_lsb$  decides from which byte stage of the shift register to tap the data, depending on the alignment of the received data. The  $dat\_valid$  signal makes sure to only present valid data to  $o\_rd$  and otherwise fill in with zeros or sign extension.

When SERV is built with *WITH\_CSR*, there is also logic to detect misaligned accesses which asserts the o\_misalign flag to the core.


The shift register used for stores and loads are also used to keep track of the number of steps to shift for left/right shift operations. In this mode, the six LSB of the register is loaded with the shift amount during the init stage and the used as a down counter which raises o\_sh\_done and o\_sh\_done\_r when the number of shift steps have been completed.



op type	lsb	3	2	1	0
sb	00	0	0	0	1
sb	01	0	0	1	0
sb	10	0	1	0	0
sb	11	1	0	0	0
sh	00	0	0	1	1
sh	10	1	1	0	0
SW	00	1	1	1	1
Logic expression		(i_lsb == 11) / i_word / (i_half & i_lsb[1])	(i_lsb == 10 /) i_word	(i_lsb == 01) / i_word / (i_half & !i_lsb[1])	$i\_lsb$ == 0



serv\_rf\_if is the gateway between the core and an RF implementation. It transforms all control signals that affect register reads or writes and exposes two read and write ports to the RF. This allows implementors to plug in an RF implementation that is best suited for the technology to be used. The general purpose registers are allocated to address 0-31. In addition, four CSR are defined at addresses 32-35.



### serv\_rf\_ram

serv\_rf\_ram is the default RF implementation using an SRAM-like interface. Suitable for FPGA implementations

## serv\_rf\_ram\_if

serv\_rf\_ram\_if converts between the SERV RF IF and the serv\_rf\_ram interface

#### serv\_state

serv\_state keeps track of the state for the core and contains all dynamic control signals during an operations life time. Also controls the accesses towards the RF, ibus and dbus

New instructions are fetched by asserting o\_ibus\_cyc until there is a response on i\_ibus\_ack. Instruction fetches occur when the reset signal is deasserted, which is what gets SERV started, or when the PC has finished updating its value.

## shift\_reg


shift\_reg is a shift register implementation used in various places in SERV

### serv\_shift

serv\_shift lives inside the ALU and contains the control logic for shift operations


### Instruction life cycle

The life cycle of an instruction starts by the core issuing a request for a new instruction on the ibus and ends when the PC has been updated with the address of the next instruction. This section goes through what happens between those points for the various types of instructions. SERV distinguishes between two-stage and one-stage operations with the former category being all jump (branch), shift, slt and load/store instructions and the latter all other operations. In addition to this, exceptions are a special case. Only two-stage operations (jump, load/store) can cause an exception. Regardless of instruction type, they all start out the same way.



## Fetch


The bus requests begin by SERV raising o\_ibus\_cyc until the memory responds with an i\_ibus\_ack and presents the instruction on i\_ibus\_rdt. Upon seeing the ack, SERV will lower cyc to indicate the end of the bus cycle.




## Decode

When the ack appears, two things happen in SERV. The relevant portions of the instruction such as opcode, funct3 and immediate value are saved in serv\_decode and serv\_immdec. The saved bits of the instruction is then decoded to create the internal control signals that corresponds to the current instruction. The decoded control signals remain static throughout the instruction life cycle.

The other thing to happen is that a request to start accessing the register file is sent by strobing rf\_rreq which prepares the register file for both read and write access.



The interface between the core and the register file is described in a protocol where the core strobes rreq and present the registers to read on the following cycle. The register file will prepare to stream out data bit from the two requested registers. The cycle before it sends out the first bit (LSB) it will strobe rf\_ready. Writes work in a similar way in that the registers to write has to be presented the cycle after rf\_wreq is strobed and that the register file will start accepting data the cycle after it has strobed rf\_ready. Note that the delay between rf\_wreq and rf\_ready does not have to be the same as from rf\_rreq to rf\_ready. Also note that register data will only be written to a register if the corresponding write enable signal is asserted. In the diagram below, only register r0 will be written to.




## Execute

After the instruction has been decoded and the register file prepared for reads (and possibly writes) the core knows whether it is a one-stage or two-stage instruction. These are handled differently and we will begin by looking at one-stage instructions. A stage in SERV is 32 consecutive cycles during which the core is active and processes inputs and creates results one bit at a time, starting with the LSB.


## One-stage instructions

Most operations are one-stage operations which finish in 32 cycles + fetch overhead. During a one-stage operation, the RF is read and written simultaneously as well as the PC which is increased by four to point to the next instruction. trap and init signals are low to distinguish from other stages.




Interrupts and ecall/ebreak

External timer interrupts and ecall/ebreak are also one-stage operations with some notable differences. The new PC is fetched from the MTVEC CSR and instead of writing to rd, the MEPC and MTVAL CSR registers are written. All this is handled by serv\_state raising the trap signal during the instruction's execution.




### Two-stage operations

Some operations need to be executed in two stages. In the first stage the operands are read out from the immediate and the rs1/rs2 registers and potential results are written to PC and rd in the second stage. Various things happen between the stages depending on the type of operation. SERV has types of four two-stage operations; memory, shift, slt and branch operations. In all cases the first stage is distinguished by having the init signal raised and only performing reads from the RF.




#### memory


Loads and stores are memory operations. In the init stage, the data address to access is calculated, checked for alignment and stored in serv\_bufreg. For stores, the data to write is also shifted into the data register in serv\_mem\_if.



If the address has correct alignment, the o\_dbus\_cyc signal is raised to signal an access on the data bus after the init stage has finished and waits for an incoming i\_dbus\_ack, and incoming data in case of loads. After an incoming ack, o\_dbus\_cyc is lowered and stage 2 begins. For stores, the only remaining work in stage 2 is to update the PC. For loads, the incoming data is shifted into rd.



If the calculated address in the init stage was misaligned, SERV will raise a exception. Instead of performing an external bus access it will set meause and raise the trap signal, which causes SERV to store the current PC to mepc, store misaligned address to mtval and set the new PC from mtvec which will enter the exception handler.



## **Verilog Code**

## **Top module**

serv\_rf\_top

`default\_nettype none

module serv\_rf\_top
#(parameter RESET\_PC = 32'd0,

/\* Register signals before or after the decoder

0 : Register after the decoder. Faster but uses more resources

1 : (default) Register before the decoder. Slower but uses less resources

\*/

```
parameter PRE_REGISTER = 1,
  /* Amount of reset applied to design
    "NONE" : No reset at all. Relies on a POR to set
correct initialization
          values and that core isn't reset during runtime
    "MINI" : Standard setting. Resets the minimal
amount of FFs needed to
          restart execution from the instruction at
RESET PC
   */
  parameter RESET STRATEGY = "MINI",
  parameter WITH CSR = 1,
  parameter RF_WIDTH = 2,
    parameter RF_L2D =
$clog2((32+(WITH_CSR*4))*32/RF_WIDTH))
 (
 input wire
                 clk.
 input wire
                i rst,
 input wire i_timer_irq,
`ifdef RISCV FORMAL
 output wire rvfi_valid,
 output wire [63:0] rvfi_order,
 output wire [31:0] rvfi_insn,
 output wire rvfi_trap,
 output wire rvfi_halt,
 output wire rvfi intr,
 output wire [1:0] rvfi_mode,
 output wire [1:0] rvfi_ixl,
 output wire [4:0] rvfi_rs1_addr,
 output wire [4:0] rvfi_rs2_addr,
 output wire [31:0] rvfi rs1 rdata,
 output wire [31:0] rvfi_rs2_rdata,
 output wire [4:0] rvfi_rd_addr,
```

```
output wire [31:0] rvfi_rd_wdata,
 output wire [31:0] rvfi_pc_rdata,
 output wire [31:0] rvfi_pc_wdata,
 output wire [31:0] rvfi_mem_addr,
 output wire [3:0] rvfi_mem_rmask,
 output wire [3:0] rvfi_mem_wmask,
 output wire [31:0] rvfi_mem_rdata,
 output wire [31:0] rvfi_mem_wdata,
`endif
 output wire [31:0] o_ibus_adr,
 output wire
                 o ibus cyc,
 input wire [31:0] i_ibus_rdt,
 input wire
                 i ibus ack,
 output wire [31:0] o_dbus_adr,
 output wire [31:0] o_dbus_dat,
 output wire [3:0] o_dbus_sel,
 output wire
                 o dbus we,
 output wire
                 o dbus cyc,
 input wire [31:0] i_dbus_rdt,
 input wire
                 i dbus ack);
```

localparam CSR\_REGS = WITH\_CSR\*4;

```
rf_wreq;
wire
          rf_rreq;
wire
wire [4+WITH_CSR:0] wreg0;
wire [4+WITH_CSR:0] wreg1;
wire
          wen0:
wire
          wen1:
wire
          wdata0:
wire
          wdata1;
wire [4+WITH_CSR:0] rreg0;
wire [4+WITH_CSR:0] rreg1;
```

```
wire rf_ready;
wire rdata0;
wire rdata1;
```

```
wire [RF_L2D-1:0] waddr;
wire [RF_WIDTH-1:0] wdata;
wire wen;
wire [RF_L2D-1:0] raddr;
wire [RF_WIDTH-1:0] rdata;
```

```
serv rf ram if
 #(.width (RF_WIDTH),
  .reset_strategy (RESET_STRATEGY),
  .csr_regs (CSR_REGS))
rf_ram_if
 (.i clk (clk),
 .i_rst (i_rst),
 .i_wreq (rf_wreq),
 .i_rreq (rf_rreq),
 .o_ready (rf_ready),
 .i_wreg0 (wreg0),
 .i_wreg1 (wreg1),
 .i_wen0 (wen0),
 .i_wen1 (wen1),
 .i_wdata0 (wdata0),
 .i_wdata1 (wdata1),
 .i_rreg0 (rreg0),
 .i_rreg1 (rreg1),
 .o rdata0 (rdata0),
 .o rdata1 (rdata1),
 .o_waddr (waddr),
 .o_wdata (wdata),
 .o wen (wen),
```

```
.o_raddr (raddr),
   .i rdata (rdata));
 serv rf ram
  #(.width (RF_WIDTH),
    .csr_regs (CSR_REGS))
 rf ram
  (.i clk
           (clk),
   .i_waddr (waddr),
   .i wdata (wdata),
   .i wen (wen),
   .i raddr (raddr),
   .o_rdata (rdata));
 serv_top
  #(.RESET_PC (RESET_PC),
    .PRE_REGISTER (PRE_REGISTER),
    .RESET_STRATEGY (RESET_STRATEGY),
    .WITH CSR (WITH CSR))
 cpu
   (
          (clk),
   .clk
   .i_rst (i_rst),
   .i_timer_irq (i_timer_irq),
`ifdef RISCV_FORMAL
   .rvfi_valid (rvfi_valid
                            ),
   .rvfi_order (rvfi_order ),
   .rvfi insn
               (rvfi_insn
                           ),
   .rvfi_trap (rvfi_trap
                           ),
   .rvfi_halt (rvfi_halt
                          ).
   .rvfi_intr (rvfi_intr
                          ),
   .rvfi_mode
                 (rvfi mode
                              ),
               (rvfi_ixl
   .rvfi ixl
                          ).
```

```
.rvfi_rs1_addr (rvfi_rs1_addr),
.rvfi_rs2_addr (rvfi_rs2_addr),
.rvfi_rs1_rdata (rvfi_rs1_rdata),
.rvfi_rs2_rdata (rvfi_rs2_rdata),
.rvfi_rd_addr (rvfi_rd_addr),
.rvfi_rd_wdata (rvfi_rd_wdata),
.rvfi_pc_rdata (rvfi_pc_rdata),
.rvfi_pc_wdata (rvfi_pc_wdata),
.rvfi_mem_addr (rvfi_mem_addr),
.rvfi_mem_rmask (rvfi_mem_rmask),
.rvfi_mem_rdata (rvfi_mem_rmask),
.rvfi_mem_rdata (rvfi_mem_rdata),
.rvfi_mem_wdata (rvfi_mem_wdata),
.rvfi_mem_wdata (rvfi_mem_wdata),
.rvfi_mem_wdata (rvfi_mem_wdata),
```

.o\_rf\_rreq (rf\_rreq),

.o\_rf\_wreq (rf\_wreq), .i\_rf\_ready (rf\_ready), .o\_wreg0 (wreg0), .o\_wreg1 (wreg1), .o wen0 (wen0), .o wen1 (wen1), .o\_wdata0 (wdata0), .o wdata1 (wdata1), .o\_rreg0 (rreg0), .o\_rreg1 (rreg1), .i rdata0 (rdata0), .i rdata1 (rdata1),

.o\_ibus\_adr (o\_ibus\_adr), .o\_ibus\_cyc (o\_ibus\_cyc), .i\_ibus\_rdt (i\_ibus\_rdt), .i\_ibus\_ack (i\_ibus\_ack), .o\_dbus\_adr (o\_dbus\_adr), .o\_dbus\_dat (o\_dbus\_dat), .o\_dbus\_sel (o\_dbus\_sel), .o\_dbus\_we (o\_dbus\_sel), .o\_dbus\_cyc (o\_dbus\_we), .i\_dbus\_rdt (i\_dbus\_rdt), .i\_dbus\_ack (i\_dbus\_ack));

endmodule `default\_nettype wire

## **PDK Details**

There are seven standard cell libraries provided directly by the SkyWater Technology foundry available for use on **SKY130** designs, which differ in intended applications and come in three separate cell heights.

Libraries:

sky130\_fd\_sc\_hs (high speed)

sky130\_fd\_sc\_ms (medium speed)

sky130\_fd\_sc\_ls (low speed)

sky130\_fd\_sc\_lp (low power)

These are compatible in size, with a 0.48 x 3.33um site, equivalent to about 11 met1 tracks.

Libraries **sky130\_fd\_sc\_hd** (high density) and **sky130\_fd\_sc\_hdll** (high density, low leakage) contain standard cells that are smaller, utilizing a 0.46 x 2.72um site, equivalent to 9 met1 tracks.

The **sky130\_fd\_sc\_hvl** (high voltage) library contains 5V devices and utilizes a 0.48 x 4.07um site, or 14 met1 tracks.

## <u>sky130 fd sc hd - High Density Standard Cell</u> <u>Library</u>

The sky130\_fd\_sc\_hd library is designed for high density.

Compared to **sky130\_fd\_sc\_ls**, this library enables higher routed gated density, lower dynamic power consumption, and comparable timing and leakage power. As a trade-off it has lower drive strength and does not support any drop in replacement medium or high speed library.

- **sky130\_fd\_sc\_hd** includes clock-gating cells to reduce active power during non-sleep modes.
- Latches and flip-flops have scan equivalents to enable scan chain creation.
- Multi-voltage domain library cells are provided.
- Routed Gate Density is 160 kGates/mm<sup>2</sup> or better.
- leakage @ttleak\_1.80v\_25C (no body bias) is 0.86 nA / kGate
- sky130\_fd\_sc\_XX\_\_buf\_16 max cap (ss\_1.60v\_-40C, in/out tran=1.5ns) is 0.746 pF
- Body Bias-able

## <u>sky130 fd sc hdll - High Density, Low Leakage</u> <u>Standard Cell Library</u>

The sky130\_fd\_sc\_hdll library is a low leakage high density standard cell library.

Compared to **sky130\_fd\_sc\_hd**, this library enables 5-10X lower leakage power, but the same X, Y pin grids, routing layer pitches, and cell height. Blocks should be DRC clean when intermingled with sky130\_fd\_sc\_hd cells.

#### Raw gate density (number

of sky130\_fd\_sc\_hdll\_\_nand2\_1 gates able to fit in 1mm2) for sky130\_fd\_sc\_hd is 266kGates/mm2 and 200kGates/mm2 for sky130\_fd\_sc\_hdll.

- Includes integrating clock-gating cells to reduce active power during non-sleep modes
- Latches and flip-flops in the library have a scan equivalent implementation to enable scan chain creation and testing supported by the synthesis tools
- Multi-voltage domain library cells are provided
- Routed Gate Density is 120 kGates/mm<sup>2</sup>
- leakage @ttleak\_1.80v\_25C (no body bias) is 0.08 nA / kGate
- sky130\_fd\_sc\_XX\_\_buf\_16 max cap (ss\_1.60v\_-40C, in/out tran=1.5ns) < 1 pF</li>
- Multi-Voltage Design Support
- Body Bias-able

### <u>sky130 fd sc ms - Low Voltage (<2.0V), Medium</u> <u>Speed, Standard Cell Library</u>

sky130\_fd\_sc\_ms is drop-in compatible
with sky130\_fd\_sc\_ls or sky130\_fd\_sc\_hs libraries for
cells of the same function and drive
strength. sky130\_fd\_sc\_ms cells have medium speed and
leakage.

**sky130\_fd\_sc\_ms** is implemented with low voltage transistors; timing and power models are valid from 1.60V up to 1.95V. All cells are functional at 1.2V.

The low to high level shifter cells are capable of shifting from 1.2V to 1.95V.

- The library supports low leakage sleep mode via state retention flops
- Includes integrating clock-gating cells to reduce active power during non-sleep modes
- Latches and flip-flops in the library have a scan equivalent implementation to enable scan chain creation and testing supported by the synthesis tools
- Library details:
  - Inverters and buffers: 48
  - AND, OR, NAND, NOR gates: 86
  - Exclusive-OR and Exclusive-NOR: 12
  - Inverted And-Or and Inverted Or-And: 71
  - And-Or and Or-And: 68
  - Adders, Comparators and Multiplexers: 33
  - Latches and filp-flops: 68
  - Low Power Flow Cells: 42
  - UDB custom cells: 17

## <u>sky130 fd sc lp - Low Voltage (<2.0V), Low Power,</u> <u>Standard Cell Library</u>

sky130\_fd\_sc\_lp is the largest of the SKY130 standard cell libraries at nearly 750 cells. All logic cells are implemented with low voltage transistors and should be powered within the limits of those transistors. Specifically, the timing and power models are valid from 1.55V up to 2.0V.

• **sky130\_fd\_sc\_lp** supports low leakage sleep mode via sleep transistors

- Includes integrating clock-gating cells to reduce active power during non-sleep modes
- Latches and flip-flops have scan equivalents to enable scan chain creation
- Larger Library size:
  - Inverters, Buffers: 108
  - AND, OR, NAND, NOR gates: 159
  - Exclusive-OR, Exclusive-NOR: 16
  - AND-OR-Inverted, OR-AND-Inverted: 138
  - AND-OR, OR-AND: 132
  - Adders, Comparators, Multiplexors: 59
  - Custom Power gating, bus cells: 43
  - Latches and flip-flops: 92

#### <u>sky130 fd sc hvl - High Voltage (5V), Standard Cell</u> <u>Library</u>

The **sky130\_fd\_sc\_hvl** library has the smallest cell count of the **SKY130** standard cell libraries, but is the only one that enables 5V tolerant logic blocks. All logic cells are implemented with 5V tolerant transistors; timing and power models are valid from 1.65V to 5.5V. The low voltage to high voltage level shifter is functional shifting from 1.2V to 5.5V.

Raw gate density (number of **sky130\_fd\_sc\_hvl\_\_nand2\_1** gates able to fit in 1mm2) should be 170kGates/mm2.

Routed should be >= 100k Gates/mm<sup>2</sup>. Due to the gate length for these high voltage transistors, the actual gate density is lower than 170kGates/mm<sup>2</sup>. The size of a 2input NAND gate in this library is actually 5 grids wide, whereas the 170k calculation is based on a gate that is 3 grids wide. With a 5 grid wide gate, the raw gate density is 102kGates/mm<sup>2</sup>.

**OpenLane Flow** 

(base) badboy07@badboy07-VirtualBox:~/Desktop/OpenLane\$ export PDK\_ROOT=/home/badboy07/Desktop/openlane/pdks


The above command is for exporting Process Design Kit (PDK) ie sky130 in OpenLane.

base) badboy07@badboy07-VirtualBox:~/Desktop/OpenLane\$ sudo make mount

This command is for mounting OpenLane directory on Docker.

This what we see after successfully mounting OpenLane on Docker.

## **Logic Synthesis Tool Flow**



The above image shows the flow of Yosys. Yosys takes RTL code and .lib files as input and netlist as output. Netlist is the standard cell representation of the design.

## **Yosys flow**

# read design

read\_verilog serv\_rf\_top.v

# elaborate design hierarchy

hierarchy -check -top serv\_rf\_top

# the high-level stuff

proc;

opt;

fsm;

opt; memory;

opt

# mapping to internal cell library

techmap;

op

# mapping flip-flops to mycells.lib

dfflibmap -liberty home/badboy07/Desktop/vsdflow/work/tools/openlane\_w orking\_dir/pdks/open\_pdks/sky130/sky130A/libs.ref/sky1 30\_fd\_sc\_hs/lib/sky130\_fd\_sc\_hs\_ff\_100C\_1v95.lib

# mapping logic to mycells.lib

abc -liberty

home/badboy07/Desktop/vsdflow/work/tools/openlane\_w orking\_dir/pdks/open\_pdks/sky130/sky130A/libs.ref/sky1 30\_fd\_sc\_hs/lib/ sky130\_fd\_sc\_hs\_ff\_100C\_1v95.lib


# cleanup

clean

# write synthesized design

write\_verilog serv\_rf\_top.synthesis


## **OpenLane automated flow**



#### ./flow.tcl -design serv\_rf\_top -init\_design\_config

The above command flow.tcl has commands for running OpenLane flow so here we run the configuration flow

Then we need to edit required variable in config.tcl



Then we are giving the below commands to run the design automatically through ./flow.tcl command


## ./flow.tcl -design serv\_rf\_top -init\_design\_config -src / serv\_rf\_top.v

In the above command we are passing source file as our input which is in Verilog.

#### ./flow.tcl -design serv\_rf\_top

This command runs the entire OpenLane flow from preparation of design to generating GDSII.

## **OpenLane Interactive flow**



#### ./flow.tcl -interactive

This command runs OpenLane in interactive flow



Running the commands in interactive flow

#### package require openlane 0.9

This command checks the version of OpenLane required for the flow

```
% package require openlane 0.9
0.9
```

### prep -design serv\_rf\_top -tag serv\_interactive

Preparing a design called serv\_rf\_top with tag for naming the current run.

% prep -design serv\_rf\_top -tag serv

#### run\_synthesis


## This command runs the synthesis right from Yosys till OpenSTA.

Conversion of RTL design to a circuit out of components from Standard cell library (SCL).

run\_floorplan


This command performs the Floor planning and Power Distribution network(PDN) of the design.

Chip Floorplanning - Patitioning the chip die between different system blocks and placing the I/O pads




The above image describes the Chip Floorplanning

Macro Floorplanning - We define the macro dimensions, pin locations and row definitions.



Power Planning - Power network is constructed typically by multiple VDD and GND pins. the Power pins are all connected

through power rings, vertical and horizontal metal straps. Power rings- Power ring is designed around the core. Power rings contains both VDD and VSS rings. After the ring is placed a power is designed such that power reaches all the cells easily.




This diagram shows the power planning components. These parallel structures reduce resistance. To address electromagnetism the power distribution network uses upper metal layers as they are thicker than lower metal layers

#### run\_placement

This command perform global placement and detailed placement of cells of the design.

Placing the cell on the floorplan rows aligned with sites. Connected cells should be placed close to each other to reduce the interconnect delay. It is done in two steps ie Global and Detailed Placement. In global placement, the approximate locations for cells is decided by placing cells in global bins. In detailed placement, cells are Placed without over lapping.




#### run\_cts

Creating a clock distribution network :

Delivering clock to all sequential elements.


- With Minimum skew
- In Good shape
- A tree (H,X etc)



#### run\_routing

Implements interconnects using available metal layers. Metal tracks form a routing grid. Routing uses Divide and Conquer method.

There are two types of Routing ie -Global routing: Generates routing guides -Detailed routing: Uses routing guides to implement actual wiring.



#### write\_powered\_verilog

#### set\_netlist \$::env(lvs\_result\_file.tag).powered.v

These commands write Verilog code from the netlist after we have set it in the file after routing.

#### run\_magic

This command generates Layout

#### run\_magic\_drc

This command performs DRC check on the layout.

#### run\_klayout

This command creates backup layout

#### scrot\_klayout

This command is for generating layout in PNG format.

#### run\_klayout\_drc

Running DRC on layout generated from Klayout

#### run\_klayout\_gds\_xor

This command is for generating GDS2 of our design with XOR design

#### run\_lvs

This command checks for layout vs schematic violations

Layout Versus Schematic (LVS) checking compares the extracted netlist from the layout to the original schematic netlist to determine if they match. The comparison check is considered clean if all the devices and nets of the schematic match the devices and the nets of the layout.

#### run\_lef\_cvc

This command is used for Circuit Validity Checker on the output spice. Voltage aware ERC checker for CDL netlists.

#### run\_antenna\_check

This command is used for checking Antenna violations. Long metal lines and Vias introduce antenna violations. The antenna rule specifies the maximum tolerance for the ratio of a metal line area to the area of connected gates. VLSI process starts from the substrate, device layer and then metal layers.

## **Scripts for OpenLane flow**

OpenLane flow scripts are mostly consisting of **Python**, **Shell scripting, TCL scripting and some parts in Perl and web design tools like CSS and JavaScript**. Some of the scripts are as shown below:

### **Report Generation Wrapper Python file**

This report generator consists of all the wrappers to wrap around **report.py script** and **config.py script** and make it usable for **flow.tcl script**.

report\_generation\_wrapper.py Open 👻 л 1 # Copyright 2020 Efabless Corporation 2 # 3 # Licensed under the Apache License, Version 2.0 (the "License"); 4 # you may not use this file except in compliance with the License. 5 # You may obtain a copy of the License at 6 # 7 # http://www.apache.org/licenses/LICENSE-2.0 8 # 9 # Unless required by applicable law or agreed to in writing, software 10 # distributed under the License is distributed on an "AS IS" BASI' 11 # WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or inplied. 12 # See the License for the specific language governing permissions and 22 # Viethician and the specific language governing permissions and 13 # limitations under the License. 14 15 # The only purpose of this file is to create a wrapper around report.py and config.py and make them usable by flow.tcl 17 import argparse 17 import argparse 18 import os 19 import re 20 from scripts.report.report import Report 21 from scripts.config.config import ConfigHandler 22 import scripts.utils.utils as utils 23 from scripts.report.get\_file\_name import get\_name 24 25 parser = argparse.ArgumentParser( 26 description='Creates a final summary csv report for a given design \ 27 + a manufacturability report + a runtime summary report.') 28 29 parser.add\_argument('--design\_name', '-dn', required=True, 31 32 parser.add\_argument('--design\_name', '-dn', required=True, help='Design\_Name') 35 parser.add\_argument('--tag', '-t', required=True, 36 help='Run Tag') 36 37 38 parser.add\_argument('--run\_path', '-r', default=None, 39 help='Run Path') 40 40
41 parser.add\_argument('--output\_file', '-o', required=True,
42 help='Output Final Summary Report')
43
44 parser.add\_argument('--man\_report', '-m', required=True,
45 help='Output Manufacturability Report: ('--man\_report', '-m', required=True, help='Output Manufacturability Reports') 46 47 parser.add\_argument('--runtime\_summary', '-rs', required=True, 48 help='Output Runtime Summary Reports') 48

```
50 args = parser.parse_args()
51 design = args.design
52 design_name = args.design_name
53 tag = args.tag
54 run path=args.run path
55 output_file = args.output_file
56 man_report = args.man_report
57 runtime_summary = args.runtime_summary
58
59 # Extracting Configurations
60 params = ConfigHandler.get_config(design, tag, run_path)
61 # Extracting Report
62 report = Report(design, tag, design_name,params,run_path).get_report()
63 # write into file
64 outputFileOpener = open(output_file,"w")
65 outputFileOpener.write(Report.get_header() + "," + ConfigHandler.get_header())
66 outputFileOpener.write("\n")
67 outputFileOpener.write(report)
68 outputFileOpener.close()
69
70 # Adding Extra Attributes computed from configs and reported statistics
71 utils.addComputedStatistics(output_file)
72
73 # Tracking Magic DRC, LVS, Antenna Logs:
74 if run_path is None:
75 run_path = utils.get_run_path(design, tag)
76 magic_drc_report=get_name(str(run_path)+"/reports/magic/", "magic.drc")
77 lvs_report=str(run_path)+"/results/lvs/"+design_name+".lvs_parsed.lef.log"
78 if not os.path.exist(lvs_report):
79 lvs_report=str(run_path)+"/results/lvs/"+design_name+".lvs_parsed.gds.log"
80 magic_antenna_report=get_name(str(run_path)+"/reports/magic/", "magic.antenna_violators.rpt")
81 arc_antenna_report=get_name(str(run_path)+"/reports/routing/", "antenna.rpt")
82
83 printArr = []
84
85 printArr.append("Design Name: " + design_name)
86 printArr.append("Run Directory: " + str(run_path))
87
88 splitLine = '----
89
90 # Summarizing Magic DRC
91 drcVioDict = dict()
92 cnt = 0
93 if os.path.exists(magic drc report):
        drcFileOpener = open(magic_drc_report)
94
95
        if drcFileOpener.mode ==
              drcContent = drcFileOpener.read()
96
97
        drcFileOpener.close()
```

99 # design name # violation message
# list of violations 100 101 102 # Total Count: # lotal Count: printArr.append(splitLine) printArr.append("\nMagic DRC Summary:") printArr.append("Source: " + str(magic\_drc\_report)) if drcContent is not None: 103 104 105 106 107 drcSections = drcContent.split(splitLine) if (len(drcSections) > 2):
 for i in range(1, len(drcSections) - 1, 2):
 drcVioDict[drcSections[i]] = len(drcSections[i + 1].split("\n")) - 2 108 109 110 for key in drcVioDict: val = drcVioDict[key] 111 112 cnt += val
 printArr.append("Violation Message \"" + str(key.strip()) + " \"found " + str(val) + " Times.")
printArr.append("Total Magic DRC violations is " + str(cnt)) 113 114 115 116 else: 117 printArr.append("Source not found.")
118 # Summarizing LVS
119 printArr.append(splitLine)
120 printArr.append("InLVS Summary:")
121 printArr.append("Source: "+str(lvs\_report))
121 for a path exist(lvs\_report)) 121 printArr.append source: +str(vs\_report) 122 if os.path.exists(lvs\_report): 123 lvsFileOpener = open(lvs\_report) if lvsFileOpener.mode == 'r':
 lvsContent = lvsFileOpener.read() 124 125 126 lvsFileOpener.close() flag = False
for line in lvsContent.split("\n"): 127 128 129 if line.find("Total errors =") != -1: 130 flag = True 131 printArr.append(line) elif line.find("net") != -1:
 printArr.append(line) 132 133 134 if not flag: 135 printArr.append("Design is LVS clean.") 136 137 else: 138 printArr.append("Source not found.")
139 # Summarizing Antennas 140 printArr.append(splitLine)
141 printArr.append("\nAntenna Summary:") 142 142
143 if os.path.exists(arc\_antenna\_report):
144 printArr.append("Source: " + str(arc\_antenna\_report))
145 antFileOpener = open(arc\_antenna\_report)
146 if antFileOpener.mode == 'r':
146 if antFileOpener.read() split("\n")[-5::
147 antFileOpener.read() split("\n")[-5::
148 antFileOpener.read() split("\n")[-5::
149 antFileOpener.read() split("\n")[-5::
140 an antContent = antFileOpener.read().split("\n")[-5:]
antFileOpener.close()
for line in antContent: 147 148 149

149 for line in antContent: 150 if line.find("violated:") != -1: 150 if line.find("violated:") != -1:

51	printArr.append(line)
	f os.path.exists(magic_antenna_report):
.53	printArr.append("Source: " + str(magic_antenna_report))
.54	antFileOpener = open(magic_antenna_report)
.55	<pre>if antFileOpener.mode == 'r':</pre>
.56	antContent = antFileOpener.read().split("\n")
57	antFileOpener.close()
58	tot cnt = 0
59	for ant in antContent:
60	if len(str(ant).strip()):
61	tot cnt+=1
62	printArr.append("Number of pins violated: " + str(tot cnt))
63 els	
.64	printArr.append("No antenna report found.")
65	preter rappend to directing report round.
66	
	rite into file
	utfileOpener = open(man report,"w")
	putFileOpener.write("\n".join(printArr))
	utfilegener.close()
.71	put treopener trose()
.72	
73	
.74	
	<pre>qetListOfFiles(dirName):</pre>
76	# create a list of file and sub directories
.77	# names in the given directory
.78	all Files = list()
.79	listoffile = os.listdir(dirName)
.80	Istorice - os. (storic) (mone)
.81	for entry in listoffile: # Create full path
.82	
.83	fullPath = os.path.join(dirName, entry)
.84	# If entry is a directory then get the list of files in this directory
.85	if os.path.isdir(fullPath):
.86	allFiles = allFiles + getListOfFiles(fullPath)
.87	else:
.88	alfiles.append(fullPath)
.89	return allFiles
.90	
	conver_to_seconds(runtime):
.92	<pre>pattern = re.compile(r'\s*([\d+]+)h([\d+]+)m([\d+]+)ms')</pre>
.93	m = pattern.match(runtime)
.94	<pre>time = int(m.group(1))*60*60 + int(m.group(2))*60 + int(m.group(3)) + int(m.group(4))/1000.0</pre>
.95	return str(time)
.96	
	reating a runtime summary report
	s_path=run_path+"/logs"
.99 nee	dedfiles = sorted([(int(os.path.basename(f).split("-",1)[0]),f) for f in getListOfFiles(logs_path) if os.path.isfile(os.path.join(logs_path, f)) and len(f.split('_')) > 1 and f.split('_')
	<pre>] == "runtime.txt" and len(os.path.basename(f).split('-')) &gt; 1 and os.path.basename(f).split('-')[0].isnumeric()])</pre>
00 run	timeArr = []

```
200 runtimeArr = []
201 prasableRuntimeArr= []
202 for (idx,f) in neededfiles:
     stagename = os.path.basename(f).split("_runtime.txt")[0]
203
      runtimeFileOpener = open(f, "r")
if runtimeFileOpener.mode == 'r':
204
205
           runtimeContent = runtimeFileOpener.read().strip()
206
     runtimeFileOpener.close()
207
     runtimeArr.append(str(stagename)+ " "+ str(runtimeContent))
208
209
       prasableRuntimeArr.append(str(stagename)+ " "+ conver_to_seconds(runtimeContent))
210
211 # write into file
212 outputFileOpener = open(runtime_summary,"w")
213 outputFileOpener.write("\n".join(runtimeArr))
214 outputFileOpener.close()
215
216 outputFileOpener = open(runtime_summary+".parsable",
                                                          "w")
217 outputFileOpener.write("\n".join(prasableRuntimeArr))
218 outputFileOpener.close()
```

#### synthesis.tcl (Configuration of design for Synthesis)

This configuration .tcl file consists of **Yosys and all other synthesis configuration settings** to be set for proper functioning of synthesis.

```
# Copyright 2020 Efabless Corporation
#
Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# you may not use this file except in compliance with the License.
# you may obtain a copy of the License at
# http://www.apache.org/licenses/LICENSE-2.0
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# Lintlations under the License.
# Synth defaults
set ::env(SWNTH_BIN) yosys
set ::env(SWNTH_SCRIPT) $::env(SCRIPTS_DIR)/synth.tcl
set ::env(SWNTH_MS_FLAT_0
set ::env(SWNTH_ADER_TYPE) "YOSYS"
set ::env(SWNTH_ADER_TYPE) "YOSYS"
set ::env(SWNTH_ADER_TYPE) "YOSYS"
set ::env(SWNTH_FLAT_TOP) 0
set ::env(SWNTH_FLAT_TO
```

## general.tcl (General configurations of a design)

This configuration .tcl file consists of all the general configuration settings to be set for proper functioning of **Openlane flow**.

# default pdk set ::env(PDK) "sky130A" set ::env(STD_CELL_LTBRARY) "sky130_fd_sc_hd" set ::env(VSE_GPTO_PADS) 0
# Flow control defaults set ::env(LEC_ENABLE) 0 set ::env(VGSY_EMERITE_VERILOG) 0
<pre>set ::env(RUN_MAGIC) 1 set ::env(MAGIC_PAD) 0 set ::env(MAGIC_GENERATE_GOS) 1 set ::env(MAGIC_GENERATE_LEF) 1 set ::env(MAGIC_GENERATE_LEF) 1 set ::env(MAGIC_GENERATE_MAGLEF) 1 set ::env(MAGIC_GENERATE_MAGLEF) 1 set ::env(MAGIC_RET_EVIL_LEF) 0 set ::env(MAGIC_NET_USE_GOS) 0 set ::env(MAGIC_INCLUDE_GOS_POINTERS) 0 set ::env(MAGIC_INCLUDE_GOS_1 set ::env(MAGIC_CONVERT_DRC_T0_RDB) 1 </pre>
set ::env(KLAYOUT_XOR_GDS) 1 set ::env(KLAYOUT_XOR_XML) 1
<pre>set ::env(RUM_ROUTING_DETAILED) 1 set ::env(RUM_SIMPLE_CTS) 0 set ::env(RUM_SIMPLE_CTS) 1 set ::env(RUM_KLAYOUT) 1 set ::env(RUM_KLAYOUT_SCROT) 1 set ::env(RUM_KLAYOUT_DRC) 0 set ::env(RUM_KLAYOUT_DRC) 0 set ::env(RUM_KLAYOUT_CRS) 0 set ::env(RUM_KLAYOUT_CRS) 1</pre>
set ::env(FILL_INSERTION) 1 set ::env(TAP_DECAP_INSERTION) 1
set ::env(WIDEN_SITE) 1 set ::env(WIDEN_SITE_IS_FACTOR) 1
<pre>set ::env(RUN_SPEF_EXTRACTION) 1 set ::env(SPEF_MIRE_MODEL) "L" set ::env(SPEF_EDGE_CAP_FACTOR) 1</pre>
set ::env(RUN_CVC) 1
<pre>set ::env(WIRE_RC_LAYER) "met1"; # Used for estimate_parasitics set ::env(GENERATE_FINAL_SUMMARY_REPORT) 1</pre>
et ::env(WIRE_RC_LAYER) "met1"; # Used for estimate_parasitics
et ::env(GENERATE_FINAL_SUMMARY_REPORT) 1 Radul 0: no diodes
<ul> <li>1: spray inputs with diodes</li> <li>2: spray inputs with fake diodes first then fix up the violators with real ones</li> <li>3: use FR Antenna Avoidance flow</li> </ul>
4: Spray diodes on design pins, and add diodes where they need to be added for each macro. 5: Same as 2 but behaves like 4. et ::env(DIODE_INSERTION_STRATEGY) 3
<pre>psn f { [file exists /build/transforms/] } {    set ::env(PSN_TRANSFORM_PATH) /build/transforms</pre>
else [ set ::env(PSN_TRANSFORM_PATH) \$::env(HOME)/.local/transforms

#### Analyse.pl (Synthesis Analysis Perl file)

This Perl file is used as analysing file by declaring parameters like **min area, min delay, best area and best delay** etc.

```
analyze.pl
   Open 👻 🗐
   1#!/usr/bin/perl
2# Copyright 2020 Mohamed Shalan
   3#
4# Licensed under the Apache License, Version 2.0 (the "License");
5# you may not use this file except in compliance with the License.
6# You may obtain a copy of the License at
7#
   7 #
8 #
                        http://www.apache.org/licenses/LICENSE-2.0
    9 #
9 #
10 # Unless required by applicable law or agreed to in writing, software
11 # distributed under the License is distributed on an "AS IS" BASIS,
12 # WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
13 # See the License for the specific language governing permissions and
14 # limitations under the License.
15 open (myfile, $ARGV[0]) || die "couldn't open the file!";

 16
17 $aw = 0.5;
18 Sdw = 0.5;
19 Sastalav=1100;
20 SminArea = 1000000000;
21 $minGates = $minArea;
22 $minDelay = $minArea;
23 $bestArea = "";
24 $bestDelay = "";
33
34
35
       my @data = split;
#print "5_";
my $factor = $aw*$area/$ascale + $dw*$delay;
#print "$data[6]\t$area\t$delay\n";|
if($area < $minArea) {
   $minArea = $area;
   $bestArea = $sn;
}
36
37
38
39
40
41
42
43
44
45
46
             }
if($delay < $minDelay) {
  $minDelay = $delay;
  $bestDelay = $sn;</pre>
                if($data[6] < $minGates) {
    $minGates = $data[6];</pre>
 47
                $minGates = $data
$bestGates = $sn;
}
 48
```




#### sta.tcl:

This is the main tcl file where we set **timing parameters**, **report total negative slack**, **worst negative slack**, **checks and power parameters**.



#### config.py

This python extension config has all the configurations required for smooth running of OpenLane.



#### flow.tcl

This tcl file is the main script upon which OpenLane flow runs based on user's preference ie automatic flow or interactive flow.

```
set ::env(OPENLANE_ROOT) [file dirname [file normalize [info script]]]
lappend ::auto_path "$::env(OPENLANE_ROOT)/scripts/"
package require openlane; # provides the utils as well
proc run_non_interactive_mode {args} {
         set options {
{-design required}
              {-save_path optional}
  {-no_lvs optional}
  {-no_drc optional}
  {-no_antennacheck optional}
         set flags {-save}
         parse_key_args "run_non_interactive_mode" args arg_values $options flags_map $flags -no_consur
         prep {*}$args
         run_synthesis
run_floorplan
         run_placement
         run_cts
         run_resizer_timing
         run_routing
         if { ($::env(DIODE_INSERTION_STRATEGY) == 2) || ($::env(DIODE_INSERTION_STRATEGY) == 5) } {
                    run_antenna_check
                    heal_antenna_violators; # modifies the routed DEF
    if { $::env(LVS_INSERT_POWER_PINS) } {
    write_powered_verilog
                    set_netlist $::env(lvs_result_file_tag).powered.v
         run_magic
         run_klayout
         run_klayout_gds_xor
         if { ! [info exists flags_map(-no_lvs)] } {
                    run_magic_spice_export
         if { [info exists flags_map(-save) ] } {
    if { ! [info exists arg_values(-save_path)] } {
        set arg_values(-save_path) ""
```

```
proc run_interactive_mode {args} {
set options {
{-design optional}
             }
set flags {}
parse_key_args "run_interactive_mode" args arg_values $options flags_map $flags -no_consume
             if { [info exists arg_values(-design)] } {
    prep {*}$args
             set ::env(TCLLIBPATH) $::auto_path
exec tclsh >&@stdout
proc run_magic_drc_batch {args} {
             set options {
                           {-magicrc optional}
{-tech optional}
{-report required}
                           {-design required}
{-gds required}
            }
set flags {}
parse_key_args "run_magic_drc_batch" args arg_values $options flags_mag $flags
if { [info exists arg_values(-magicrc)] } {
    set magicrc [file normalize $arg_values(-magicrc)]
             }
if { [info exists arg_values(-tech)] } {
    set ::env(TECH) [file normalize $arg_values(-tech)]
             }
set ::env(GDS_INPUT) [file normalize $arg_values(-gds)]
set ::env(REPORT_OUTPUT) [file normalize $arg_values(-report)]
set ::env(DESIGN_NAME) $arg_values(-design)
             if { [info exists magicrc] } {
                           exec magic \
                                         -noconsole \
                                        -noconsole \
-dnull \
-rcfile $magicrc \
$::env(OPENLANE_ROOT)/scripts/magic/drc_batch.tcl \
</dev/null |& tee /dev/tty
             } else {
exec magic \
                                         -noconsole \
                                        -dnull \
$::env(OPENLANE_ROOT)/scripts/magic/drc_batch.tcl \
</dev/null |& /dev/tty
```

```
proc run_lvs_batch {args} {
    # runs device level lvs on -gds/CURRENT_GDS and -net/CURRENT_NETLIST
    # extracts gds only if EXT_NETLIST does not exist
           set options {
                      {-design required}
{-gds optional}
{-net optional}
           }
           set flags {}
           parse key args "run lvs batch" args arg values $options flags lvs $flags -no consume
           prep {*}$args
           if { [info exists arg_values(-gds)] } {
    set ::env(CURRENT_GDS) [file normalize $arg_values(-gds)]
           } else {
                      set ::env(CURRENT_GDS) $::env(RESULTS_DIR)/magic/$::env(DESIGN_NAME).gds
           }
           if { [info exists arg_values(-net)] } {
    set ::env(CURRENT_NETLIST) [file normalize $arg_values(-net)]
           }
if { ! [file exists $::env(CURRENT_GDS) ] } {
    puts_err "Could not find GDS file \"$::env(CURRENT_GDS)\""
           }
if { ! [file exists $::env(CURRENT_NETLIST) ] } {
    puts_err "Could not find NET file \"$::env(CURRENT_NETLIST)\""
                      exit 1
           set ::env(MAGIC_EXT_USE_GDS) 1
           set ::env(EXT_NETLIST) $::env(RESULTS_DIR)/magic/$::env(DESIGN_NAME).gds.spice
           if { [file exists $::env(EXT_NETLIST)] } {
    puts_warn "Reusing $::env(EXT_NETLIST). Delete to remake."
           } else {
                      run_magic_spice_export
           run_lvs; # requires run_magic_spice_export
proc run_file {args} {
    set ::env(TCLLIBPATH) $::auto_path
           exec tclsh {*}$args >&@stdout
set options {
    {-file optional}
```



## **Generation of SERV Utilization and Area Report**

This report generates SERV utilization statistics ie **number of basic gates, wires, memories, cells and processes and flip flops** needed for SERV design. This Report was generated for default clock period of 10ns and Frequency of design as 100MHz. This was based on

### Maximum Operating Frequency Calculations section.

## **Synthesis**

### •Using Automated Flow of OpenLane/ Interactive Flow of OpenLane

	40. Printing statistics.		
3			
	=== serv_rf_top ===		
5			
б		4624	
7	Number of wire bits:	4782	
8	Number of public wires:	1264	
9	Number of public wire bits:		
10		O	
11	Number of memory bits:	0	
12	Number of processes:	0	
13	Number of cells:	4713	
14	sky130_fd_sc_hda2111o_2	1	
15	sky130_fd_sc_hda2110_2 sky130_fd_sc_hda2110i_2 sky130_fd_sc_hda21bo_2	1	
١б	sky130_fd_sc_hda211oi_2	2	
17	sky130_fd_sc_hda21bo_2	2	
18	sky130_fd_sc_hda21o_2	2	
19	sky130_fd_sc_hda21oi_2	4	
20	sky130_fd_sc_hda221o_2	3	
21	sky130_fd_sc_hda221oi_2		
22	sky130_fd_sc_hda22o_2	46	
23	sky130_fd_sc_hda2bb2o_2	4	
24	sky130_fd_sc_hda2bb2o_2 sky130_fd_sc_hda311o_2	1	
25	sky130_fd_sc_nda310_2	2	
26	sky130_fd_sc_hda31oi_2	1	
27	sky130_fd_sc_hda32o_2	5	
28	sky130_fd_sc_hda41o_2	1	
29	sky130_fd_sc_hdand2_2	9	
30	sky130_fd_sc_hdand2b_2	1	
31	sky130_fd_sc_hdand3_2 sky130_fd_sc_hdand4_2	4	
32	sky130_fd_sc_hdand4_2	3	
33	sky130_td_sc_ndbut_1	646	
34	sky130_fd_sc_hdconb_1	2	
35	sky130_fd_sc_hddfxtp_2	1335	
• ~			

28	sky130_fd_sc_hda41o_2	1	
29	sky130_fd_sc_hdand2_2	9	
30	sky130_fd_sc_hdand2b_2	1	
31	sky130_fd_sc_hdand3_2	4	
32	sky130_fd_sc_hdand4_2	3	
33	sky130_fd_sc_hdbuf_1	646	
34	sky130_fd_sc_hdconb_1	2	
35	sky130_fd_sc_hddfxtp_2	1335	
36	sky130_fd_sc_hdinv_2	98	
37	sky130_fd_sc_hdmux2_1	106	
38	sky130_fd_sc_hdmux2_2	1171	
39	sky130_fd_sc_hdmux4_1	382	
40	sky130_fd_sc_hdnand2_2	8	
41	sky130_fd_sc_hdnand2b_2	4	
42	sky130_fd_sc_hdnor2_2	29	
43	sky130_fd_sc_hdo2111ai_2	1	
44	sky130_fd_sc_hdo211a_2	5	
45	sky130_fd_sc_hdo21a_2	9	
46	sky130_fd_sc_hdo21ai_2	18	
47	sky130_fd_sc_hdo21ba_2	2	
48	sky130_fd_sc_hdo221a_2	38	
49	sky130_fd_sc_hdo221ai_2	3	
50	sky130_fd_sc_hdo22a_2	58	
51	sky130_fd_sc_hdo2bb2a_2	3	
52	sky130_fd_sc_hdo311a_2	5	
53	sky130_fd_sc_hdo31a_2	1	
54	sky130_fd_sc_hdo32a_2	5	
55	sky130_fd_sc_hdor2_2	655	
56	sky130_fd_sc_hdor3_2	25	
57	sky130_fd_sc_hdor3b_2	4	
58	sky130_fd_sc_hdor4_2	5	
59	sky130_fd_sc_hdor4b_2	2	
60			
61	Chip area for module '\serv_r	f_top':	62715.148800
62			

This report generates SERV utilization statistics ie **number of basic gates, wires, memories, cells and processes and flip flops** needed for SERV design. This Report was generated for clock period of 20ns and Frequency of design as 50MHz. This was based on

#### Maximum Operating Frequency Calculations section.

### **Floorplanning**

The below report generated by OPENROAD tool.

```
[INFO ODB-0223] Created 13 technology layers
[INFO ODB-0224] Created 25 technology vias
[INFO ODB-0225] Created 441 library cells
[INFO ODB-0226] Finished LEF file: /openLANE_flow/designs/serv_rf_top/runs/11-08_11-58/tmp/-
merged_unpadded.lef
[INFO IFP-0001] Added 139 rows of 823 sites.
[INFO] Extracting DIE_AREA and CORE_AREA from the floorplan
[INFO] Floorplanned on a die area of 0.0 0.0 389.91 400.63 (microns). Saving to /openLANE_flow/-
designs/serv_rf_top/runs/11-08_11-58/reports/floorplan/3-verilog2def.die_area.rpt.
[INFO] Floorplanned on a core area of 5.52 10.88 384.1 388.96 (microns). Saving to /
openLANE_flow/designs/serv_rf_top/runs/11-08_11-58/reports/floorplan/3-
verilog2def.core_area.rpt.
```

#### The below report generated by ioPlacer Tool

```
[INFO ODB-0223]
                    Created 13 technology layers
[INFO ODB-0224] Created 25 technology vias
[INFO ODB-0225]
                     Created 441 library cells
[INFO ODB-0226] Finished LEF file: /openLANE_flow/designs/serv_rf_top/runs/11-08_11-58/tmp/-
merged.lef
[INFO ODB-0127] Reading DEF file: /openLANE_flow/designs/serv_rf_top/runs/11-08_11-58/tmp/-
floorplan/3-verilog2def_openroad.def
[INFO ODB-0128] Design: serv_rf_top
[INFO ODB-0130] Created 172 pins.
[INFO ODB-0131]Created 6209 components and 46457 component-terminals.[INFO ODB-0133]Created 6278 nets and 21619 connections.
[INFO ODB-0134] Finished DEF file: /openLANE_flow/designs/serv_rf_top/runs/11-08_11-58/tmp/-
floorplan/3-verilog2def_openroad.def
Found 0 macro blocks.
Using 1u default distance from corners.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
```

## The below report was generated by tapcell tool.

[INFO ODB-0223] Created 13 technology layers [INFO ODB-0224] Created 25 technology vias [INFO ODB-0225] Created 441 library cells [INFO ODB-0226] Finished LEF file: /openLANE flow/designs/serv\_rf\_top/runs/11-08\_11-58/tmp/merged\_unpadded.lef [INFO ODB-0127] Reading DEF file: /openLANE\_flow/designs/serv\_rf\_top/runs/11-08\_11-58/tmp/floorplan/4-ioPlacer.def [INFO ODB-0128] Design: serv\_rf\_top [INFO ODB-0130] Created 172 pins. [INFO ODB-0131] Created 6209 components and 46457 component-terminals. [INFO ODB-0133] Created 6278 nets and 21619 connections. [INFO ODB-0134] Finished DEF file: /openLANE\_flow/designs/serv\_rf\_top/runs/11-08\_11-58/tmp/floorplan/4-ioPlacer.def [WARNING TAP-0014] endcap\_cpp option is deprecated. [INFO TAP-0001] Macro blocks found: 0 [INFO TAP-0002] Original rows: 139 [INFO TAP-0003] Created rows: 0 [INFO TAP-0004] Endcaps inserted: 278 [INFO TAP-0005] Tapcells inserted: 2044

#### The below report was generated by pdn tool.

```
[INFO ODB-0223]
                    Created 13 technology layers
[INFO ODB-0224]
                    Created 25 technology vias
[INFO ODB-0225]
                    Created 441 library cells
[INFO ODB-0226] Finished LEF file: /openLANE_flow/designs/serv_rf_top/runs/11-08_11-58/tmp/-
merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /openLANE_flow/designs/serv_rf_top/runs/11-08_11-58/results/-
floorplan/serv_rf_top.floorplan.def
[INFO ODB-0128] Design: serv_rf_top
[INFO ODB-0130]
                  Created 172 pins.
[INFO ODB-0131]
                   Created 8531 components and 51657 component-terminals.
[INFO ODB-0133]
                   Created 6278 nets and 21619 connections.
[INFO ODB-0134] Finished DEF file: /openLANE_flow/designs/serv_rf_top/runs/11-08_11-58/results/
floorplan/serv_rf_top.floorplan.def
[INFO PDN-0016] Power Delivery Network Generator: Generating PDN
  config: /home/badboy07/Desktop/OpenLane/pdks/sky130A/libs.tech/openlane/common_pdn.tcl
[INFO PDN-0008] Design Name is serv_rf_top
[INFO PDN-0009] Reading technology data
[INFO PDN-0011] ****** INFO *****
Type: stdcell, grid
    Stdcell Rails
     Laver: met1
                  - width: 0.480 pitch: 2.720 offset: 0.000
    Straps
     Layer: met4 - width: 1.600 pitch: 153.600 offset: 16.320
     Layer: met5 - width: 1.600 pitch: 153.180 offset: 16.650
    Connect: {met4 met5} {met1 met4}
Type: macro, macro 1
   Macro orientation: R0 R180 MX MY R90 R270 MXR90 MYR90
    Straps
    Connect: {met4_PIN_ver met5}
[INFO PDN-0012] **** END INFO ****
[INFO PDN-0013] Inserting stdcell grid - grid
[INFO PDN-0015] Writing to database
[WARNING PSM-0016] Voltage pad location (vsrc) file not specified, defaulting pad location to
checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
FLIADNITHE DEM ARIOT Voltage on not VOLD is not evolisitly so
```

## **Placement**

# This report is generated by Replace tool which performs global placement.

[INFO ODB-0223]	Created 13 technology layers				
[INFO ODB-0224]					
[INFO ODB-0225]	55				
	Finished LEF file: /openLANE flow/designs/serv rf top/runs/11-08 11-58/tmp/merged unpadded.lef				
	Reading DEF file: /openLANE flow/designs/serv rf top/runs/11-08 11-58/tmp/floorplan/6-pdn.def				
	Design: serv rf top				
[INFO ODB-0130]					
	Created 8531 components and 51657 component-terminals.				
[INFO ODB-0132]					
[INFO ODB-0133]					
[INFO ODB-0134]	Finished DEF file: /openLANE flow/designs/serv rf top/runs/11-08 11-58/tmp/floorplan/6-pdn.def				
[INFO GPL-0002]					
[INFO GPL-0003]	SiteSize: 460 2720				
[INFO GPL-0004]	CoreAreaLxLy: 5520 10880				
[INFO GPL-0005]	CoreAreaUxUy: 384100 388960				
[INFO GPL-0006]	NumInstances: 8531				
[INFO GPL-0007]	NumPlaceInstances: 6209				
[INFO GPL-0008]	NumFixedInstances: 2322				
[INFO GPL-0009]	NumDummyInstances: 0				
[INFO GPL-0010]	NumNets: 6278				
[INFO GPL-0011]	NumPins: 21791				
[INFO GPL-0012]	DieAreaLxLy: 0 0				
[INFO GPL-0013]	DieAreaUxUy: 389910 400630				
[INFO GPL-0014]	CoreAreaLxLy: 5520 10880				
[INFO GPL-0015]	CoreAreaUxUy: 384100 388960				
[INFO GPL-0016]	CoreArea: 143133526400				
[INFO GPL-0017]	NonPlaceInstsArea: 3600953600				
[INFO GPL-0018]	PlaceInstsArea: 71771334400				
[INFO GPL-0019]	Util(%): 51.44				
[INFO GPL-0020]	StdInstsArea: 71771334400				
[INFO GPL-0021]	MacroInstsArea: 0				
[InitialPlace]	Iter: 1 CG Error: 0.00038485 HPWL: 121022940				
	Iter: 2 CG Error: 0.00002744 HPWL: 111504426				
[InitialPlace]	Iter: 3 CG Error: 0.00003462 HPWL: 112694834				
	Iter: 4 CG Error: 0.00001342 HPWL: 113210073				
	Iter: 5 CG Error: 0.00000860 HPWL: 113305296				
	FillerInit: NumGCells: 6654				
	FillerInit: NumGNets: 6278				
	FillerInit: NumGPins: 21791				
TINFO GPL-00231	TarnetDensity: 0.55				

48 [INFO GPL-0023] TargetDensity: 0.55 49 [INFO GPL-0024] AveragePlaceInstArea: 11559242 50 [INFO GPL-0025] IdealBinArea: 21016804 51 [INFO GPL-0026] IdealBinCnt: 6810 52 [INFO GPL-0027] TotalBinArea: 143133526400 53 [INFO GPL-0028] BinCnt: 64 64 54 [INFO GPL-0029] BinSize: 5916 5908 55 [INFO GPL-0030] NumBins: 4096 56 [NesterovSolve] Iter: 1 overflow: 0.955274 HPWL: 72276022 57 [NesterovSolve] Iter: 10 overflow: 0.904408 HPWL: 80853630 58 [NesterovSolve] Iter: 20 overflow: 0.902267 HPWL: 81042851 59 [NesterovSolve] Iter: 30 overflow: 0.901961 HPWL: 81094651 60 [NesterovSolve] Iter: 40 overflow: 0.901775 HPWL: 81230585 61 [NesterovSolve] Iter: 50 overflow: 0.901759 HPWL: 81158562 62 [NesterovSolve] Iter: 60 overflow: 0.902377 HPWL: 81114106 63 [NesterovSolve] Iter: 70 overflow: 0.902366 HPWL: 81077377 64 [NesterovSolve] Iter: 80 overflow: 0.902233 HPWL: 81074848 65 [NesterovSolve] Iter: 90 overflow: 0.902421 HPWL: 81085186 66 [NesterovSolve] Iter: 100 overflow: 0.902609 HPWL: 81104394 67 [NesterovSolve] Iter: 110 overflow: 0.902685 HPWL: 81168196 68 [NesterovSolve] Iter: 120 overflow: 0.902903 HPWL: 81341531 69 [NesterovSolve] Iter: 130 overflow: 0.902453 HPWL: 81718568 70 [NesterovSolve] Iter: 140 overflow: 0.902036 HPWL: 82575234 71 [NesterovSolve] Iter: 150 overflow: 0.901186 HPWL: 84642791 72 [NesterovSolve] Iter: 160 overflow: 0.898471 HPWL: 89749234 73 [NesterovSolve] Iter: 170 overflow: 0.894573 HPWL: 95574589 74 [NesterovSolve] Iter: 180 overflow: 0.891371 HPWL: 99646893 75 [NesterovSolve] Iter: 190 overflow: 0.885019 HPWL: 104171396 76 [NesterovSolve] Iter: 200 overflow: 0.873921 HPWL: 111893077 77 [NesterovSolve] Iter: 210 overflow: 0.857049 HPWL: 121263293 78 [NesterovSolve] Iter: 220 overflow: 0.833948 HPWL: 130038575 79 [NesterovSolve] Iter: 230 overflow: 0.806923 HPWL: 139170070 80 [INFO GPL-0100] worst slack 1e+30

74 [NesterovSolve] Iter: 180 overflow: 0.891371 HPWL: 99646893 75 [NesterovSolve] Iter: 190 overflow: 0.885019 HPWL: 104171396 76 [NesterovSolve] Iter: 200 overflow: 0.873921 HPWL: 111893077 77 [NesterovSolve] Iter: 210 overflow: 0.857049 HPWL: 121263293 78 [NesterovSolve] Iter: 220 overflow: 0.833948 HPWL: 130038575 79 [NesterovSolve] Iter: 230 overflow: 0.806923 HPWL: 139170070 80 [INFO GPL-0100] worst slack 1e+30 81 [WARNING GPL-0102] No slacks found. Timing-driven mode disabled. 82 [NesterovSolve] Iter: 240 overflow: 0.773218 HPWL: 148656853 83 [NesterovSolve] Iter: 250 overflow: 0.735083 HPWL: 157075653 84 [NesterovSolve] Iter: 260 overflow: 0.694398 HPWL: 165271340 85 [NesterovSolve] Iter: 270 overflow: 0.647357 HPWL: 172410178 86 [NesterovSolve] Iter: 280 overflow: 0.601235 HPWL: 179672238 87 [NesterovSolve] Snapshot saved at iter = 280 88 [NesterovSolve] Iter: 290 overflow: 0.551777 HPWL: 186772677 89 [NesterovSolve] Iter: 300 overflow: 0.512053 HPWL: 193375290 90 [NesterovSolve] Iter: 310 overflow: 0.471647 HPWL: 199645584 91 [NesterovSolve] Iter: 320 overflow: 0.434136 HPWL: 204128524 92 [NesterovSolve] Iter: 330 overflow: 0.395216 HPWL: 207784600 93 [NesterovSolve] Iter: 340 overflow: 0.35525 HPWL: 210482471 94 [NesterovSolve] Iter: 350 overflow: 0.324241 HPWL: 211868765 95 [NesterovSolve] Iter: 360 overflow: 0.293428 HPWL: 213140461 96 [NesterovSolve] Iter: 370 overflow: 0.262035 HPWL: 214183137 97 [NesterovSolve] Iter: 380 overflow: 0.226708 HPWL: 215023384 98 [INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0 99 [INFO GRT-0020] Min routing layer: li1 100 [INFO GRT-0021] Max routing layer: met5 101 [INFO GRT-0022] Global adjustment: 0% 102 [INFO GRT-0023] Grid origin: (0, 0) 103 [WARNING GRT-0043] No OR DEFAULT vias defined. 104 [INFO GRT-0224] Chose via L1M1 PR as default. 105 [INFO GRT-0224] Chose via M1M2 PR as default. 106 [INFO GRT-0224] Chose via M2M3 PR as default. 107 [INFO GRT-0224] Chose via M3M4 PR as default. 108 [INFO GRT-0224] Chose via M4M5 PR as default. 109 [INFO GRT-0088] Layer li1 Track-Pitch = 0.4600 line-2-Via Pitch: 0.3400 110 [INFO GRT-0088] Layer met1 Track-Pitch = 0.3400 line-2-Via Pitch: 0.3400

5 Routing Original Derated Resource 7 Layer Direction Resources Resources Reduction (%) 3 ----li1 Vertical 48720 42960 11.82% 
 Horizontal
 64920
 42300

 Horizontal
 64960
 48282

 Vertical
 48720
 48222

 Horizontal
 32480
 31845

 Vertical
 19488
 19162

 Horizontal
 6496
 6270
 25.67% 0 met1 1.02% 1.96% 1 met2 2 met3 1.67% 3 met4 4 met5 3.48% 5..... 7 [INFO GRT-0111] Final number of vias: 13161 3 [INFO GRT-0112] Final usage 3D: 75778 9 [INFO GRT-0096] Final congestion report: 1 Layer Resource Demand Usage (%) Max H / Max V / Total Overflow 2 ----- 

 42960
 12599
 29.33%
 0 / 0 / 0

 48282
 15572
 32.25%
 0 / 0 / 0

 48222
 5831
 12.09%
 0 / 0 / 0

 31845
 2293
 7.20%
 0 / 0 / 0

 3 li1 4 met1 

 4 met1
 48282
 15572
 32.25%
 0 / 0 / 0

 5 met2
 48222
 5831
 12.09%
 0 / 0 / 0

 5 met3
 31845
 2293
 7.20%
 0 / 0 / 0

 7 met4
 19162
 0
 0.00%
 0 / 0 / 0

 3 met5
 6270
 0
 0.00%
 0 / 0 / 0

 196741 36295 18.45% ) Total 0/0/0 2 [INFO GRT-0018] Total wirelength: 349008 um 3 [INFO GPL-0036] TileLxLy: 0 0 4 [INFO GPL-0037] TileSize: 6900 6900 5 [INFO GPL-0038] TileCnt: 56 59 5 [INFO GPL-0039] numRoutingLavers: 6 7 [INFO GPL-0040] NumTiles: 3304 3 [INFO GPL-0063] TotalRouteOverflowH2: 0.0 > [INFO GPL-0064] TotalRouteOverflowV2: 0.0 [INFO GPL-0065] OverflowTileCnt2: 0 1 [INFO GPL-0066] 0.5%RC: 1.0 TINED CDI 0047 1 000C. 0 0004170044570500

This report was generated by resizer tool which performs optional optimizations of the design.

[INFO RSZ-0027] Inserted 66 input buffers. [INFO RSZ-0028] Inserted 103 output buffers. [INFO RSZ-0058] Using max wire length 4269um. [INFO RSZ-0034] Found 10 slew violations. [INFO RSZ-0036] Found 9 capacitance violations. [INFO RSZ-0038] Inserted 29 buffers in 10 nets. [INFO RSZ-0039] Resized 5208 instances. Placement Analysis total displacement 23897.2 u average displacement 2.7 u max displacement 30.7 u original HPWL 225130.7 u legalized HPWL 247337.5 u delta HPWL 10 % [INFO DPL-0020] Mirrored 2338 instances [INFO DPL-0021] HPWL before247337.5 u[INFO DPL-0022] HPWL after244008.9 u [INFO DPL-0023] HPWL delta -1.3 %

# This report was generated by opendp tool which performs detailed placement

```
[INFO ODB-0223]
                           Created 13 technology layers
[INF0 ODB-0223]Created 13 technology layer[INF0 ODB-0224]Created 25 technology vias[INF0 ODB-0225]Created 441 library cells
[INFO ODB-0226] Finished LEF file: /openLANE_flow/designs/serv_rf_top/runs/11-08_11-58/tmp/-
merged unpadded.lef
[INFO ODB-0127] Reading DEF file: /openLANE_flow/designs/serv_rf_top/runs/11-08_11-58/tmp/-
placement/7-resizer.def
[INFO ODB-0128] Design: serv_rf_top
[INFO ODB-0130] Created 174 pins.
[INFO ODB-0131] Created 8729 components and 52845 component-terminals.
[INFO ODB-0132] Created 0725 components and 32045 component-or
[INFO ODB-0132] Created 2 special nets and 30828 connections.
[INFO ODB-0133] Created 6476 nets and 22015 connections.
[INFO ODB-0134] Finished DEF file: /openLANE_flow/designs/serv_rf_top/runs/11-08_11-58/tmp/-
placement/7-resizer.def
Placement Analysis
  average displacement 0.0 u
0.0 u
total displacement
                               0.0 u
average displacement 0.0 u
original HPWL 244008.9 u
coolized HPWL 247337.5 u
1 %
delta HPWL
                                           1 %
[INFO DPL-0020] Mirrored 2338 instances

        [INFO DPL-0021] HPWL before
        247337.5 u

        [INFO DPL-0022] HPWL after
        244008.9 u

        [INFO DPL-0023] HPWL delta
        -1.3 %
```

#### <u>CTS</u>

```
[INFO ODB-0223]
                    Created 13 technology layers
[INFO ODB-0224]
                    Created 25 technology vias
[INFO ODB-0225]
                    Created 441 library cells
[INFO ODB-0226] Finished LEF file: /openLANE_flow/designs/serv_rf_top/runs/11-08_11-58/tmp/-
merged unpadded.lef
[INFO ODB-0127] Reading DEF file: /openLANE_flow/designs/serv_rf_top/runs/11-08_11-58/results/-
placement/serv_rf_top.placement.def
[INFO ODB-0128] Design: serv_rf_top
[INFO ODB-0130]
                   Created 174 pins.
[INFO ODB-0131]
                    Created 8729 components and 52845 component-terminals.
[INFO ODB-0132]
                    Created 2 special nets and 30828 connections.
                    Created 6476 nets and 22015 connections.
[INFO ODB-0133]
[INFO ODB-0134] Finished DEF file: /openLANE_flow/designs/serv_rf_top/runs/11-08_11-58/-
results/placement/serv_rf_top.placement.def
[INFO]: Setting output delay to: 4.0
[INFO]: Setting input delay to: 4.0
[INFO]: Setting load to: 0.01765
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): clk
[INFO]: Running Clock Tree Synthesis...
```

```
****************************
 * Create characterization *
 *******
[INFO CTS-0038] Number of created patterns = 50000.
[INFO CTS-0038] Number of created patterns = 100000.
[INFO CTS-0038] Number of created patterns = 150000.
[INFO CTS-0038] Number of created patterns = 200000.
[INFO CTS-0038] Number of created patterns = 250000.
[INFO CTS-0038] Number of created patterns = 300000.
[INFO CTS-0039] Number of created patterns = 313632.
[INFO CTS-0084] Compiling LUT
Min. len
           Max. len
                      Min. cap
                                            Min. slew
                                                        Max. slew
                                 Max. cap
2
           8
                      1
                                 35
                                            1
                                                        295
[WARNING CTS-0043] 6336 wires are pure wire and no slew degration.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]
                  Num wire segments: 313632
[INFO CTS-0047]
                  Num keys in characterization LUT: 2030
[INFO CTS-0048]
                  Actual min input cap: 1
 ******
   Find clock roots *
 ******
[INFO CTS-0001] Running TritonCTS with user-specified clock roots: clk
 Populate TritonCTS *
******
Initializing clock nets
Looking for clock nets in the design
[INFO CTS-0095] Net "clk" found
[INFO CTS-0009] Initializing clock net for : "clk"
```

```
[INFO CTS-0010] Clock net "clk" has 1335 sinks
[INFO CTS-0008] TritonCTS found 1 clock nets.
*************************
* Check characterization *
*************************
   The chacterization used 4 buffer(s) types. All of them are in the loaded DB.
*******
* Build clock trees *
******************
[INFO CTS-0027] Generating H-Tree topology for net clk
[INFO CTS-0028]
                  Tot. number of sinks: 1335
                   Sinks will be clustered in groups of 20 and a maximum diameter of 50.0 um
[INFO CTS-0029]
[INFO CTS-0030]
                   Number of static layers: 0
[INFO CTS-0020] Wire segment unit: 13000 dbu (13 um)
[INFO CTS-0019] Tot. number of sinks after clustering: 139
[INFO CTS-0024] Normalized sink region: [(1.20931, 1.75346), (28.2305, 29.1377)]
[INFO CTS-0025]
                  Width: 27.0212
[INFO CTS-0026]
                  Height: 27.3842
Level 1
   Direction: Vertical
   # sinks per sub-region: 70
   Sub-region size: 27.0212 X 13.6921
[INF0 CTS-0034]
                 Segment length (rounded): 6
   Key: 432 outSlew: 2 load: 1 length: 6 isBuffered: false
Level 2
   Direction: Horizontal
   # sinks per sub-region: 35
   Sub-region size: 13.5106 X 13.6921
[INFO CTS-0034]
                 Segment length (rounded): 6
   Key: 432 outSlew: 2 load: 1 length: 6 isBuffered: false
Level 3
   Direction: Vertical
   # sinks per sub-region: 18
   Sub-region size: 13.5106 X 6.8461
[INFO CTS-0034]
                 Segment length (rounded): 4
```

```
Level 4
    Direction: Horizontal
    # sinks per sub-region: 9
    Sub-region size: 6.7553 X 6.8461
[INFO CTS-0034]
                   Segment length (rounded): 4
    Key: 138 outSlew: 11 load: 1 length: 4 isBuffered: true
[INFO CTS-0032] Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
[INFO CTS-0035] Number of sinks covered: 139
[INFO CTS-0033] Clock topology of net "clk" done.
 * Post CTS opt *
 *************
[INFO CTS-0036] Avg. source sink dist: 20086.06 dbu.
[INFO CTS-0037] Num outlier sinks: 0
 * Write data to DB *
 *****
Writing clock net "clk" to DB
[INFO CTS-0018]
                    Created 156 clock buffers.
[INFO CTS-0012]
                   Minimum number of buffers in the clock path: 3.
                   Maximum number of buffers in the clock path: 3.
[INFO CTS-0013]
[INFO CTS-0015]
                    Created 156 clock nets.
                    Fanout distribution for the current clock = 3:2, 4:1, 5:3, 6:8, 7:13,
[INFO CTS-0016]
8:28, 9:29, 10:21, 11:18, 12:12, 13:12, 14:4, 15:3, 16:1.
[INFO CTS-0017] Max level of the clock tree: 4.
[INFO CTS-0017]
 Post DB write clock net "clk" report
[INFO CTS-0091] Sinks after db write = 1335 (Leaf Buffers = 139)
[INFO CTS-0092] Avg Sink Wire Length = 596.0 um
[INFO CTS-0094] Min path depth = 3 Max path depth = 3
 ... End of TritonCTS execution.
[INFO]: Repairing long wires on clock nets...
[INFO RSZ-0058] Using max wire length 3048um.
[INFO]: Legalizing...
Placement Analysis
```

total displacement 1846.6 u average displacement 0.2 u max displacement 9.6 u original HPWL 254289.4 u legalized HPWL 258782.6 u delta HPWL 2 % [INFO DPL-0020] Mirrored 2429 instances [INFO DPL-0021] HPWL before 258782.6 u [INFO DPL-0022] HPWL after 254964.9 u [INFO DPL-0023] HPWL delta -1.5 % timing\_report

# **Routing**

This report was generated by fastroute tool which performs global routing to generate a guide file for the detailed router.

[Into ant obso] housing resources analysis. Routing Original Derated Resource Layer Direction Resources Resources Reduction (%) li1 Vertical 48720 1129 97.68% Horizontal6496048416Vertical4872048222Horizontal3248031845Vertical1948819162Horizontal64966270 met1 25.47% met2 1.02% met3 1.96% 1.67% met4 met5 3.48% [INFO GRT-0191] Wirelength: 41012, Wirelength1: 0 [INFO GRT-0192] Number of segments: 14556 [INFO GRT-0193] Number of shifts: 0 [INFO GRT-0097] First L Route. [INFO GRT-0191] Wirelength: 41023, Wirelength1: 41023 [INFO GRT-0192] Number of segments: 14488 [INFO GRT-0193] Number of shifts: 493 [INFO GRT-0135] Overflow Report: 

 [INFO GRT-0136] Total hCap
 : 86531

 [INFO GRT-0137] Total vCap
 : 68513

 [INFO GRT-0138] Total usage
 : 41023

 [INFO GRT-0139] Max H overflow
 : 0

 [INFO GRT-0140] Max V overflow : 0 [INFO GRT-0141] Max overflow : 0 [INFO GRT-0142] Num overflow edges: 0 [INFO GRT-0143] H overflow : 0 [INFO GRT-0144] V overflow : 0 [INFO GRT-0145] Final overflow : 0 [INFO GRT-0098] Second L Route. [INFO GRT-0135] Overflow Report: 

 [INFO GRT-0136] Total hCap
 : 86531

 [INFO GRT-0137] Total vCap
 : 68513

 [INFO GRT-0138] Total usage
 : 41023

 [INFO GRT-0139] Max H overflow
 : 0

 [INFO GRT-0140] Max V overflow : 0 [INFO GRT-0141] Max overflow : 0 [INFO GRT-0142] Num overflow edges: 0 [INFO GRT-0143] H overflow : 0 [INFO GRT-0144] V overflow : 0 [INFO GRT-0145] Final overflow : 0 [INFO GRT-0099] First Z Route. [INFO GRT-0135] Overflow Report:

```
[INFO GRT-0099] First Z Route.
[INFO GRT-0135] Overflow Report:
[INFO GRT-0136] Total hCap
                                : 86531
[INFO GRT-0137] Total vCap
                                 : 68513
                               : 41023
[INFO GRT-0138] Total usage
                                 : 0
[INFO GRT-0139] Max H overflow
[INFO GRT-0140] Max V overflow
                                 : 0
[INFO GRT-0141] Max overflow
                                 : 0
[INFO GRT-0142] Num overflow edges: 0
[INFO GRT-0143] H
                   overflow
                               : 0
                                 : 0
[INFO GRT-0144] V
                   overflow
[INFO GRT-0145] Final overflow
                                 : 0
[INFO GRT-0100] LV routing round 0, enlarge 10.
[INFO GRT-0182] 10 threshold, 10 expand.
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage
                                     : 41023
[INFO GRT-0128] Max H overflow
                                     : 0
[INFO GRT-0129] Max V overflow
                                     : 3
[INFO GRT-0130] Max overflow
                                     : 3
[INFO GRT-0131] Number overflow edges: 2
[INFO GRT-0132] H overflow
                                   : 0
[INFO GRT-0133] V overflow
                                     : 5
[INFO GRT-0134] Final overflow
                                    : 5
[INFO GRT-0100] LV routing round 1, enlarge 15.
[INFO GRT-0182] 5 threshold, 15 expand.
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage
                                     : 41039
[INFO GRT-0128] Max H overflow
                                    : 0
[INFO GRT-0129] Max V overflow
                                    : 0
[INFO GRT-0130] Max overflow
                                    : 0
[INFO GRT-0131] Number overflow edges: 0
[INFO GRT-0132] H
                  overflow
                                    : 0
[INFO GRT-0133] V
                   overflow
                                     : 0
[INFO GRT-0134] Final overflow
                                    : 0
[INFO GRT-0100] LV routing round 2, enlarge 20.
[INFO GRT-0182] 1 threshold, 20 expand.
[INFO GRT-0126] Overflow report:
[INFO GRT-0127] Total usage
                                    : 41039
[INFO GRT-0128] Max H overflow
                                    : 0
[INFO GRT-0129] Max V overflow
                                     : 0
[INFO GRT-0130] Max overflow
                                     : 0
[INFO GRT-0131] Number overflow edges: 0
[INFO GRT-0132] H
                   overflow
                                : 0
[INFO GRT-0133] V
                   overflow
                                    : 0
[INFO GRT-0134] Final overflow : 0
```

This report was generated by tritonroute tool

```
[INFO DRT-0149] Reading Tech And Libs
units:
             1000
#layers:
             13
#macros:
             441
#vias:
             25
#viarulegen: 25
[INFO DRT-0150] Reading Design
design:
             serv_rf_top
           ( 0 0 ) ( 389910 400630 )
die area:
trackPts:
             12
defvias:
             4
#components: 19962
#terminals: 174
#snets:
             2
             6632
#nets:
[INFO DRT-0151] Reading Guide
#guides:
             49641
[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
   default via: M1M2_PR
  Layer via2
    default via: M2M3_PR_M
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] libcell analysis ...
[INFO DRT-0163] instance analysis ...
  complete 10000 instances
[INFO DRT-0164] # unique instances = 175
[INFO DRT-0168] Init region query ...
[INFO DRT-0018] complete 10000 insts
[INFO DRT-0024] complete FR_MASTERSLICE
[INFO DRT-0024] complete FR_VIA
[INFO DRT-0024] complete li1
[INFO DRT-0024] complete mcon
ETNED DOT 00141 complete mett
```

```
[INFO DRT-0164] # unique instances = 175
[INFO DRT-0168] Init region query ...
                 complete 10000 insts
[INFO DRT-0018]
[INFO DRT-0024]
                 complete FR MASTERSLICE
[INFO DRT-0024]
                 complete FR VIA
                 complete li1
[INFO DRT-0024]
                 complete mcon
[INFO DRT-0024]
[INFO DRT-0024]
                 complete met1
[INFO DRT-0024]
                 complete via
[INFO DRT-0024]
                 complete met2
[INFO DRT-0024]
                 complete via2
[INFO DRT-0024]
                 complete met3
[INFO DRT-0024]
                 complete via3
[INFO DRT-0024]
                 complete met4
[INFO DRT-0024]
                 complete via4
[INFO DRT-0024]
                 complete met5
[INFO DRT-0033] FR MASTERSLICE shape region query size = 0
[INFO DRT-0033] FR VIA shape region query size = 0
[INFO DRT-0033] li1 shape region query size = 276094
[INFO DRT-0033] mcon shape region query size = 239898
[INFO DRT-0033] met1 shape region guery size = 67563
[INFO DRT-0033] via shape region query size = 1400
[INFO DRT-0033] met2 shape region query size = 802
[INFO DRT-0033] via2 shape region query size = 1400
[INFO DRT-0033] met3 shape region query size = 770
[INFO DRT-0033] via3 shape region query size = 1400
[INFO DRT-0033] met4 shape region query size = 368
[INFO DRT-0033] via4 shape region query size = 13
[INFO DRT-0033] met5 shape region query size = 23
[INFO DRT-0165] start pin access
[INFO DRT-0076] complete 100 pins
                 complete 200 pins
[INFO DRT-0076]
[INFO DRT-0076]
                 complete 300 pins
[INFO DRT-0076]
                 complete 400 pins
[INFO DRT-0076]
                 complete 500 pins
[INFO DRT-0078]
                 complete 596 pins
[INFO DRT-0079]
                 complete 100 unique inst patterns
[INFO DRT-0081]
                 complete 169 unique inst patterns
[INFO DRT-0082]
                 complete 1000 groups
[INFO DRT-0082]
                 complete 2000 groups
                 complete 3000 groups
[INFO DRT-0082]
[INFO DRT-0082]
                 complete 4000 groups
[INFO DRT-0082]
                 complete 5000 groups
[INFO DRT-0082]
                 complete 6000 groups
[INFO DRT-0084]
                 complete 6304 groups
#scanned instances
                      = 19962
```

```
completing 100% with 0 violations
1
    elapsed time = 00:00:00, memory = 600.51 (MB)
[INFO DRT-0199] number of violations = 0
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 600.51 (MB), peak = 600.51 (MB)
total wire length = 304802 um
total wire length on LAYER li1 = 1818 um
total wire length on LAYER met1 = 131452 um
total wire length on LAYER met2 = 141866 um
total wire length on LAYER met3 = 26677 um
total wire length on LAYER met4 = 2987 um
total wire length on LAYER met5 = 0 um
total number of vias = 53352
up-via summary (total 53352):
FR_MASTERSLICE
                    0
                 22779
           li1
                27516
          met1
                  2850
          met2
                  207
          met3
met4 0
                53352
[INFO DRT-0198] complete detail routing
total wire length = 304802 um
total wire length on LAYER li1 = 1818 um
total wire length on LAYER met1 = 131452 um
total wire length on LAYER met2 = 141866 um
total wire length on LAYER met3 = 26677 um
total wire length on LAYER met4 = 2987 um
total wire length on LAYER met5 = 0 um
total number of vias = 53352
up-via summary (total 53352):
-----
FR_MASTERSLICE
                    0
          li1 22779
          met1
                 27516
          met2
                 2850
                  207
          met3
                   0
          met4
 .....
                 53352
[INFO DRT-0267] cpu time = 00:16:07, elapsed time = 00:17:52, memory = 600.51 (MB), peak = 600.51 (MB)
[INFO DRT-0180] post processing ...
Saving to /openLANE_flow/designs/serv_rf_top/runs/11-08_11-58/results/routing/15-serv_rf_top.def
```

#### Antenna report

```
DpenROAD 1 4d4d7205fd0292dbf3fae55fad9109b3f0bd5786
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be
 honored.
F[INFO ODB-0222] Reading LEF file: /openLANE_flow/designs/serv_rf_top/runs/11-08_11-58/tmp/-
 merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and
later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6
or later. See file /openLANE_flow/designs/serv_rf_top/runs/11-08_11-58/tmp/merged_unpadded.lef
at line 794.
[INFO ODB-0223]
                    Created 13 technology layers
[INFO ODB-0224]
                    Created 25 technology vias
[INFO ODB-0225]
                    Created 441 library cells
[INFO ODB-0226] Finished LEF file: /openLANE_flow/designs/serv_rf_top/runs/11-08_11-58/tmp/-
merged_unpadded.lef
[WARNING ORD-0033] -order_wires is deprecated.
F[INFO ODB-0127] Reading DEF file: /openLANE_flow/designs/serv_rf_top/runs/11-08_11-58/results/-
routing/15-serv rf top.def
[INFO ODB-0128] Design: serv_rf_top
[INFO ODB-0130]
                    Created 174 pins.
[INFO ODB-0131]
                    Created 19962 components and 98209 component-terminals.
[INFO ODB-0132]
                    Created 2 special nets and 75760 connections.
                     Created 6632 nets and 22447 connections.
[INFO ODB-0133]
>[INFO ODB-0134] Finished DEF file: /openLANE_flow/designs/serv_rf_top/runs/11-08_11-58/results/-
 routing/15-serv_rf_top.def
Notice 0: Split top of 2286 T shapes.
[INFO ANT-0001] Found 21 pin violatations.
[INFO ANT-0002] Found 20 net violatations in 6632 nets.
```

#### **DFF Ratio**

Open 🖣	FT ~/D	esktop/openla		osys_4.stat.r  rv_rf_top/runs/;		-04/reports/synl	thesis S	ave
5 6 Numbe	r of wires:		4624					
7 Numbe	r of wire bits	:	4782		Calcul	ator		
	r of public wi		1264					
9 Numbe	r of public wi	re bits:	1422		1 <u>1111</u> 1	Scientif	:-	
	r of memories:		0		=	Scientif	IC	
	r of memory bi		0					
	r of processes	:	0					
	r of cells:		4713		0.28	32590706	556333	54551
	130_fd_sc_hda		1		0.20	52550700		51551
		a2110_2	1					
		a211oi_2	2					
		a21bo_2	2		DEG	F-E		
		a21o_2	2					
		a21oi_2	4		MC	MR	M+	M-
		a2210_2	3		1210-	IVIIX	IVI Ŧ	141-
		a221oi_2	1					
		a22o_2	46			rigonometry	$\sim fF$	unction
		a2bb2o_2	4					
		a311o_2 a31o 2	1 2		2 <sup>nd</sup>	π		
		a310_2	1		2	п	e	
		a320 2	5					
		a41o 2	1		x <sup>2</sup>	1/x	x	e
		and2 2	9					
		and2b 2	1		2-			
		and3 2	4		$\sqrt[2]{x}$	(	)	
		and4 2	3					
		buf 1	646		$x^{y}$	7	8	
		conb 1	2		л		0	
		dfxtp 2	1335					
		inv_2	98		10 <sup>x</sup>	4	5	
37 ský	130_fd_sc_hdr	າux2_1	106					
38 sky	130_fd_sc_hdr	nux2_2	1171				-	
		nux4_1	382		log	1	2	
		nand2_2	8					
		nand2b_2	4		In	+/_	0	
42 ski	130 fd se hd i	nor? ?	29	10.00		/-	0	
				Pla	пп телс			- III I

## **DFF Ratio = No of DFF/ No of Cells**

## **Generation of Power Report**

This report consists of power parameters like **Internal power, Switching Power, Leakage Power and Total power consumed by Sequential, Combinational, macro and pads**.

This Report was generated for default clock period of 20ns and Frequency of design as 50MHz. This was based on

Maximum Operating Frequency Calculations section.

# **Synthesis**

• Using Automated Flow of OpenLane/ Interactive Flow of OpenLane

	2-opensta.mi	n_max.rpt		×	
1 Group	Internal	Switching	Leakage	Total	
2	Рожег	Power	Power	Power	
3					
4 Sequential	1.22e-03	1.10e-04	2.05e-05	1.35e-03	71.5%
5 Combinational	3.44e-04	1.70e-04	2.27e-05	5.36e-04	28.5%
б Масго	0.00e+00	0.00e+00	0.00e+00	0.00e+00	0.0%
7 Pad	0.00e+00	0.00e+00	0.00e+00	0.00e+00	0.0%
8					
9 Total	1.56e-03	2.80e-04	4.32e-05	1.88e-03	100.0%
lO	82.8%	14.9%	2.3%		

## Here we see the Generation of Power Report

#### Power of the Design = $\alpha$ .C.V<sup>2</sup>.F = C.V<sup>2</sup>.F

C= Load Capacitance, V= Supply Voltage,  $\alpha$ =Switching activity. So, from here F which is frequency of design is F  $\alpha$  1/T.

## **Generation of Timing Report**

## **STA (Static Timing Analysis)**

This report consists of timing analysis which shows the **maximum and minimum slack time** which is calculated by:

#### **Slack time = Data arrival time-Data required time**

This Report was generated for default clock period of 20ns and Frequency of design as 50MHz. This was based on

Maximum Operating Frequency Calculations section.

Synthesis

#### **Min-max slack**

1 5					
3 F	Endpoint: Path Grou Path Type	ıp: clk	(rising	edge-tr	riggered flip-flop clocked by clk)
6 F 7 ·	anout	Сар	Slew	Delay	Time Description
8 9			0.00	0.00	0.00 clock clk (rise edge) 0.00 clock network delay (ideal)
10			0.00	0.00	0.00 ^ 6743 /CLK (sky130 fd sc hd dfxtp 2)
11 12	2	0.00	0.02	0.18	0.18 ^ _6743_/Q (sky130_fd_sc_hd_dfxtp_2) rf_ram_tf.wdata1_r[1] (net)
13 14 15			0.02	0.00	0.18 ^ _6742_7D (sky130_fd_śc_hddfxtp_2) 0.18 data arrival time
16			0.00	0.00	0.00 clock clk (rise edge)
17				0.00	0.00 clock network delay (ideal)
18 19				0.00	0.00 clock reconvergence pessimism 0.00 ^ 6742 /CLK (sky130 fd sc hd dfxtp 2)
20				-0.02	-0.02 library hold time
21				0.02	-0.02 data required time
22 .					
23					-0.02 data required time
24					-0.18 data arrival time
25 -					
26					0.20 slack (MET)
27					
28					
29 5	Startpoin	it: _803	0_ (risi	.ng edge-	triggered flip-flop clocked by clk)
30 E	Endpoint:	_6738_	(rising	edge-tr	riggered flip-flop clocked by clk)
31 F	Path Grou	ıp: clk			
32 F	ath Type	: max			
33					
	anout	Сар	Slew	Delay	Time Description
36			0.00	0.00	0.00 clock clk (rise edge)
37				0.00	0.00 clock network delay (ideal)
38			0.00	0.00	0.00 ^ 8030 /CLK (sky130 fd sc hd dfxtp 2)
39			8.74	6.78	6.78 ^ 8030 /Q (sky130 fd sc hd dfxtp 2)
40	290	1.13			rf ram.i raddr[0] (net)
41			8.74	0.00	6.78 ^ 6680 /S0 (sky130 fd sc hd mux4 1)
42			0.17	2.54	9.32 v _6680_/X (sky130_fd_sc_hd_mux4_1)
43	1	0.00			
44			0.17	0.00	9.32 v 6683 /A1 (sky130 fd sc hd mux4 1)
45			0.14	1.13	10.45 v _6683_/X (sky130_fd_sc_hdmux4_1)
46	1	0.00			0150_ (net)
47			0.14	0.00	10.45 v 6694 /A1 (sky130 fd sc hd mux4 1)
48			0.13	1.11	11.56 v _6694_/X (sky130_fd_sc_hdmux4_1)
49	1	0.00			0156 (net)

20	Startooin	+• 0030	(rici	na edae.	trigger	ed flip-flop clocked by clk)
						flip-flop clocked by clk)
	Path Grou		(i cs cirg	euge-ci	tygered	
	Path Type	•				
33	roen type					
	Fanout	Сар	Slew	Delay	Time	Description
35						
36			0.00	0.00	0.00	clock clk (rise edge)
37				0.00	0.00	
38			0.00	0.00	0.00	^ _8030_/CLK (sky130_fd_sc_hd_
39			8.74	6.78	6.78	^ _8030_/Q (sky130_fd_sc_hdc
40	290	1.13				rf_ram.i_raddr[0] (net)
41			8.74	0.00	6.78	^ _6680_/S0 (sky130_fd_sc_hd_
42			0.17	2.54	9.32	v _6680_/X (sky130_fd_sc_hdr
43	1	0.00				_0147_ (net)
44			0.17	0.00		<pre>v _6683_/A1 (sky130_fd_sc_hd_</pre>
45			0.14	1.13	10.45	v _6683_/X (sky130_fd_sc_hdr
46	1	0.00				_0150_ (net)
47			0.14	0.00		v _6694_/A1 (sky130_fd_sc_hd_
48			0.13	1.11	11.56	v _6694_/X (sky130_fd_sc_hdr
49	1	0.00				_0156_ (net)
50			0.13	0.00	11.50	v _6737_/A1 (sky130_fd_sc_hd_
51	4	0 00	0.14	1.12	12.08	v _6737_/X (sky130_fd_sc_hdr
52 53	1	0.00	0.14	0.00	12 60	_0178_ (net) v _6354_/A1 (sky130_fd_sc_hd
53 54			0.14	0.66	12.00	v _6354_/X (sky130_fd_sc_hd_r
55	1	0.00	0.10	0.00	13.34	v _0334_// (Sky130_10_SC_10
56	1	0.00	0.10	0.00	13 34	_0267_ (net) v _6355_/A1 (sky130_fd_sc_hd_
57			0.10	0.64	13.98	v _6355_/X (sky130_fd_sc_hd_r
58	1	0.00	0.10	0.01	10.00	_0069_ (net)
59	-		0.10	0.00	13.98	v _6738_/D (sky130_fd_sc_hdc
60					13.98	
61						
62			0.00	20.00	20.00	clock clk (rise edge)
63				0.00	20.00	clock network delay (ideal)
б4				0.00	20.00	clock reconvergence pessimis
б5					20.00	<pre>^ _6738_/CLK (sky130_fd_sc_hd_</pre>
66				-0.31	19.69	library setup time
67					19.69	data required time
68						
69					19.69	data required time
70					-13.98	data arrival time
71						
72					5.71	slack (MET)

**tns** – refers to total negative slack



wns -refers to worst negative slack



# **Placement**

## **Min-max slack**

Startpoint: _09733_ (rising edge-triggered flip-flop clocked by clk) Endpoint: _09732_ (rising edge-triggered flip-flop clocked by clk) Path Group: clk Path Type: min							
Fanout	Сар	Slew	Delay	Time	Description		
2	0.00	0.00 0.00 0.02 0.02	0.00 0.00 0.00 0.19 0.00	0.00 0.00 ^ 0.19 v 0.19 v	<pre>clock clk (rise edge) clock network delay (ideal) _09733_/CLK (sky130_fd_sc_hddfxtp_2) _09733_/Q (sky130_fd_sc_hddfxtp_2) rf_ram_if.wdata1_r[1] (net) _09732_/D (sky130_fd_sc_hddfxtp_2) data arrival time</pre>		
		0.00	0.00 0.00 0.00 -0.19	0.00	clock clk (rise edge) clock network delay (ideal) clock reconvergence pessimism _09732_/CLK (sky130_fd_sc_hddfxtp_2) library hold time data required time		
				-0.19 -0.19	data required time data arrival time		
				0.39	slack (MET)		

Fanout	Сар	Slew	Delay	Time	Description
		0.00	0.00		clock clk (rise edge) clock network delay (ideal)
		0.00	0.00		_11020_/CLK (sky130_fd_sc_hddfxtp_2)
		12.64	11.19		
293	1.63				rf_ram.i_raddr[0] (net)
		12.64	0.11		_09659_/S0 (sky130_fd_sc_hdmux4_1)
		0.26	3.13		_09659_/X (sky130_fd_sc_hdmux4_1)
1	0.01				_00352_ (net)
		0.26	0.00		_09662_/A1 (sky130_fd_sc_hdmux4_1)
· .		0.23	1.31		_09662_/X (sky130_fd_sc_hdmux4_1)
1	0.01				_00355_ (net)
		0.23	0.00		_09663_/A3 (sky130_fd_sc_hdmux4_1)
		0.35	1.40		_09663_/X (sky130_fd_sc_hdmux4_1)
1	0.02	0.05	0 00		_00371_ (net)
		0.35	0.00		_09727_/A0 (sky130_fd_sc_hd_mux4_1)
1	0 01	0.22	1.31		_09727_/X (sky130_fd_sc_hdmux4_1)
1	0.01	0.22	0.00		_00372_ (net) _09242_/A1 (sky130_fd_sc_hdmux2_1)
		0.22	0.81		_09242_/X1 (SKy130_Fd_SC_HdMuX2_1) _09242_/X (sky130_fd_sc_hdmuX2_1)
1	0.01	0.19	0.01		_09242_// (sky130_10_sc_ndmdx2_1) _00458_ (net)
1	0.01	0.19	0.00		_00438_ (Het) _09243_/A1 (sky130_fd_sc_hdmux2_1)
		0.11	0.68		_09243_/X (sky130_fd_sc_hdmux2_1)
1	0.00	0.11	0.00		rf_ram.memory\$rdreg[0]\$d[1] (net)
-		0.11	0.00		_09729_/D (sky130_fd_sc_hddfxtp_2)
					data arrival time
		0.00	20.00		clock clk (rise edge)
			0.00		clock network delay (ideal)
			0.00		clock reconvergence pessimism
				20.00 ^	09729 /CLK (sky130 fd sc hd dfxtp 2)

0.55 20.55 library setup time 20.55 data required time 20.55 data required time -19.94 data arrival time 0.61 slack (MET)

min\_max\_report\_end
check\_report
No paths found.
check\_report\_end
wns 0.00
tns 0.00

#### <u>CTS</u>

#### **Min-max slack**

Startpoint: \_09733\_ (rising edge-triggered flip-flop clocked by clk) Endpoint: \_09732\_ (rising edge-triggered flip-flop clocked by clk) Path Group: clk Path Type: min Fanout Cap Slew Delay Time Description 0.00 0.00 clock clk (rise edge) 0.00 0.00 clock network delay (ideal) 0.00 0.00 ^ \_09733\_/CLK (sky130\_fd\_sc\_hd\_\_dfxtp\_1) 0.18 0.18 ^ \_09733\_/Q (sky130\_fd\_sc\_hd\_\_dfxtp\_1) 0.00 0.00 0.04 2 0.00 rf\_ram\_if.wdata1\_r[1] (net) 0.04 0.00 0.18 ^ \_09732\_/D (sky130\_fd\_sc\_hd\_dfxtp\_1) 0.18 data arrival time 0.00 0.00 0.00 clock clk (rise edge) 0.00 0.00 clock network delay (ideal) clock reconvergence pessimism 0.00 0.00 0.00 ^ \_09732\_/CLK (sky130\_fd\_sc\_hd\_\_dfxtp\_1) -0.02 -0.02 library hold time -0.02 data required time ------0.02 data required time -0.18 data arrival time 0.20 slack (MET)

Startpoint: \_10763\_ (rising edge-triggered flip-flop clocked by clk) Endpoint: \_10975\_ (rising edge-triggered flip-flop clocked by clk) Path Group: clk Path Type: max

	Fanout	Сар	Slew	Delay	Time Description
			0.00	0.00	0.00 clock clk (rise edge)
				0.00	0.00 clock network delay (ideal)
			0.00	0.00	0.00 ^ _10763_/CLK (sky130_fd_sc_hddfxtp_1)
			0.14	0.62	0.62 v _10763_/Q (sky130_fd_sc_hddfxtp_1)
	4	0.01			cpu.csr_d_sel (net)
			0.14	0.00	0.62 v _05072_/A (sky130_fd_sc_hdnor3_2)
1			0.43	0.49	1.11 ^ _05072_/Y (sky130_fd_sc_hdnor3_2)
1	2	0.01			_02035_ (net)
			0.43	0.00	1.11 ^ _05073_/A (sky130_fd_sc_hdclkbuf_2)
			0.20	0.43	1.54 ^ _05073_/X (sky130_fd_sc_hdclkbuf_2)
1	5	0.02			_02036_ (net)
			0.20	0.00	1.54 ^ _05077_/A (sky130_fd_sc_hdnand3_2)
			0.22	0.26	1.81 v _05077_/Y (sky130_fd_sc_hdnand3_2)
	2	0.01			_02040_ (net)
			0.22	0.00	1.81 v _05078_/A (sky130_fd_sc_hdclkbuf_2)
			0.16	0.35	2.16 v _05078_/X (sky130_fd_sc_hdclkbuf_2)
j	5	0.02			_02041_ (net)
1			0.16	0.00	2.16 v _06033_/D1 (sky130_fd_sc_hdo2111ai_1)
			0.30	0.16	2.32 ^ _06033_/Y (sky130_fd_sc_hdo2111ai_1)
	1	0.00			_02739_ (net)
			0.30	0.00	2.32 ^ _06034_/B1 (sky130_fd_sc_hda21oi_1)
			0.19	0.21	2.53 v _06034_/Y (sky130_fd_sc_hda21oi_1)
	1	0.01			_02740_ (net)
			0.19	0.00	2.53 v _06037_/A2 (sky130_fd_sc_hdo21bai_4)
			0.38	0.41	2.94 ^ _06037_/Y (sky130_fd_sc_hdo21bai_4)
	2	0.03			_02743_ (net)
1			0.38	0.00	2.94 ^ _06038_/A (sky130_fd_sc_hddlymetal6s2s_1)
1			0.26	0.42	<pre>3.37 ^ _06038_/X (sky130_fd_sc_hddlymetal6s2s_1)</pre>
	5	0.02			_02744_ (net)
			0.26	0.00	3.37 ^ 06039 /A (skv130 fd sc hd buf 2)

5	0.02			_02744_ (net)
		0.26	0.00	3.37 ^ _06039_/A (sky130_fd_sc_hdbuf_2)
		0.26	0.42	3.79 ^ _06039_/X (sky130_fd_sc_hdbuf_2)
5	0.03			_02745_ (net)
		0.26	0.00	3.79 ^ _09121_/A (sky130_fd_sc_hdand2_1)
		0.18	0.38	4.17 ^ _09121_/X (sky130_fd_sc_hdand2_1)
2	0.01			_00492_ (net)
		0.18	0.00	4.17 ^ _09122_/A (sky130_fd_sc_hdinv_2)
		0.04	0.08	4.25 v _09122_/Y (sky130_fd_sc_hdinv_2)
1	0.00			_00481_ (net)
		0.04	0.00	4.25 v _09265_/A0 (sky130_fd_sc_hd_mux2_1)
		0.13	0.64	4.89 v _09265_/X (sky130_fd_sc_hdmux2_1)
2	0.00			_00488_ (net)
		0.13	0.00	4.89 v _09136_/A_N (sky130_fd_sc_hdnand3b_1)
		0.25	0.45	5.33 v _09136_/Y (sky130_fd_sc_hdnand3b_1)
3	0.01			_04798_ (net)
		0.25	0.00	5.33 v _09138_/B1 (sky130_fd_sc_hdo211a_1)
		0.10	0.35	5.68 v _09138_/X (sky130_fd_sc_hdo211a_1)
2	0.01			_00490_ (net)
		0.10	0.00	5.68 v _09249_/A0 (sky130_fd_sc_hd_mux2_1)
		0.11	0.63	6.31 v _09249_/X (sky130_fd_sc_hd_mux2_1)
1	0.00			_00506_ (net)
		0.11	0.00	6.31 v _09250_/A1 (sky130_fd_sc_hd_mux2_1)
		0.16	0.73	7.04 v _09250_/X (sky130_fd_sc_hd_mux2_1)
2	0.01			cpu.o_wdata0 (net)
		0.16	0.00	7.04 v _09245_/A1 (sky130_fd_sc_hdmux2_2)
		0.19	0.72	7.75 v _09245_/X (sky130_fd_sc_hdmux2_2)
5	0.03			rf_ram.i_wdata[1] (net)
		0.19	0.00	7.76 v _05185_/A (sky130_fd_sc_hdinv_2)
		0.24	0.27	8.03 ^ _05185_/Y (sky130_fd_sc_hdinv_2)
4	0.03			_02135_ (net)
		0.24	0.00	8.03 ^ _05186_/A (sky130_fd_sc_hdbuf_2)
		0.26	0.41	8.44 ^ _05186_/X (sky130_fd_sc_hdbuf_2)
5	0.03			_02136_ (net)
		0.26	0.00	8.44 ^ _05187_/A (sky130_fd_sc_hddlymetal6s2s_1)
		0.28	0.40	8.84 ^ _05187_/X (sky130_fd_sc_hddlymetal6s2s_1)
5	0.02			02137 (net)

\_02137\_ (net) 8.84 ^ \_05197\_/A (sky130\_fd\_sc\_hd\_\_clkbuf\_4) 9.30 ^ \_05197\_/X (sky130\_fd\_sc\_hd\_\_clkbuf\_4) 244 5 0.02 245 0.28 0.00 246 0.23 0.46 247 5 0.05 \_02145\_ (net) 9.31 ^ \_05309\_/A (sky130\_fd\_sc\_hd\_\_dlymetal6s2s\_1) 9.70 ^ \_05309\_/X (sky130\_fd\_sc\_hd\_\_dlymetal6s2s\_1) 248 0.23 0.01 249 0.29 0.40 \_02237\_ (net) 9.71 ^ \_05322\_/A1 (sky130\_fd\_sc\_hd\_\_o21ai\_1) 250 5 0.02 251 0.29 0.00 252 0.09 0.21 9.91 v \_05322\_/Y (sky130\_fd\_sc\_hd\_o21ai\_1) \_\_01782\_ (net) 9.91 v \_10975\_/D (sky130\_fd\_sc\_hd\_\_dfxtp\_1) 253 1 0.00 254 0.09 0.00 255 data arrival time 9.91 256 257 0.00 20.00 20.00 clock clk (rise edge) 258 0.00 20.00 clock network delay (ideal) 259 0.00 20.00 clock reconvergence pessimism 20.00 ^ \_10975\_/CLK (sky130\_fd\_sc\_hd\_\_dfxtp\_1) 19.70 library setup time 260 261 -0.30 data required time 262 19.70 263 -----264 19.70 data required time 265 -9.91 data arrival time 266 ----------267 9.79 slack (MET) 268 269 270 min\_max\_report\_end 271 check report 272 No paths found. 273 check\_report\_end

- 274 wns 0.00
- 275 tns 0.00

#### **Routing**

Startpoint: \_09733\_ (rising edge-triggered flip-flop clocked by clk) Endpoint: \_09732\_ (rising edge-triggered flip-flop clocked by clk) Path Group: clk Path Type: min

Fanout	Сар	Slew	Delay	Time	Description
		0.00	0.00 0.00		clock clk (rise edge) clock network delay (ideal)
		0.00	0.00		_09733_/CLK (sky130_fd_sc_hddfxtp_1)
2	0.01	0.05	0.21	0.21 ^	_09733_/Q (sky130_fd_sc_hddfxtp_1) rf ram if.wdata1 r[1] (net)
		0.05	0.00	0.21 ^	09732 /D (sky130 fd sc hd dfxtp 1)
					data arrival time
		0.00			clock clk (rise edge)
					clock network delay (ideal)
			0.00		clock reconvergence pessimism
					_09732_/CLK (sky130_fd_sc_hddfxtp_1)
			-0.02	-0.02	library hold time
				-0.02	data required time
					data required time
					data arrival time
				0.22	slack (MET)

Endpoin Path Gr					ed flip-flop clocked by clk) flip-flop clocked by clk)
Fanout	Сар	Slew	Delay	Time	Description
		0.00	0.00 0.00	0.00	clock clk (rise edge) clock network delay (ideal)
		0.00	0.00		_10763_/CLK (sky130_fd_sc_hddfxtp_1)
		0.14	0.67	0.67 v	_10763_/Q (sky130_fd_sc_hddfxtp_1)
4	0.01			0.67	cpu.csr_d_sel (net)
		0.14 0.47	0.00		_05072_/A (sky130_fd_sc_hdnor3_2)
2	0.01	0.47	0.52	1.19 "	_05072_/Y (sky130_fd_sc_hdnor3_2) 02035 (net)
2	0.01	0.47	0.01	1.20 ^	_05073_/A (sky130_fd_sc_hdclkbuf_2)
		0.21	0.45		_05073_/X (sky130_fd_sc_hdclkbuf_2)
5	0.02				_02036_ (net)
		0.21	0.01	1.66 ^	_05077_/A (sky130_fd_sc_hdnand3_2)
1		0.24	0.28	1.94 v	_05077_/Y (sky130_fd_sc_hdnand3_2)
. 2	0.02				_02040_ (net)
1		0.24	0.00		_05078_/A (sky130_fd_sc_hdclkbuf_2)
1		0.17	0.35	2.29 v	_05078_/X (sky130_fd_sc_hdclkbuf_2)
5	0.02				_02041_ (net)
		0.17	0.01		_06033_/D1 (sky130_fd_sc_hd02111ai_1)
1	0.00	0.31	0.17	2.47 ^	_06033_/Y (sky130_fd_sc_hdo2111ai_1) _02739_ (net)
1	0.00	0.31	0.00	2 47 ^	_06034_/B1 (sky130_fd_sc_hd_a21oi_1)
		0.20	0.22		_06034_/Y (sky130_fd_sc_hd_a210i_1)
1	0.01	0.20	0.22	2.007	_02740_ (net)
		0.20	0.01	2.70 v	_06037_/A2 (sky130_fd_sc_hdo21bai_4)
1		0.37	0.39		_06037_/Y (sky130_fd_sc_hdo21bai_4)
2	0.03				_02743_ (net)
		0.37	0.02		_06038_/A (sky130_fd_sc_hddlymetal6s2s_1)
	_	0.28	0.43	3.54 ^	_06038_/X (sky130_fd_sc_hddlymetal6s2s_1)
5	0.02				_02744_ (net)
		0.28	0.00	3.54 ^	_06039_/A (sky130_fd_sc_hdbuf_2)

5	0.03	0.25	0.41	3.95 ^ _06039_/X (sky130_fd_sc_hd_buf_2)
5	0.05	0.25	0.01	_02745_ (net)
		0.25	0.01	3.97 ^ _09121_/A (sky130_fd_sc_hd_and2_1)
-		0.18	0.38	4.34 ^ _09121_/X (sky130_fd_sc_hdand2_1)
2	0.01			_00492_ (net)
		0.18	0.00	4.35 ^ _09122_/A (sky130_fd_sc_hdinv_2)
		0.04	0.08	4.43 v _09122_/Y (sky130_fd_sc_hd_inv_2)
1	0.00			_00481_ (net)
		0.04	0.00	4.43 v _09265_/A0 (sky130_fd_sc_hdmux2_1)
		0.14	0.66	5.08 v _09265_/X (sky130_fd_sc_hdmux2_1)
2	0.01			_00488_ (net)
		0.14	0.00	5.09 v _09136_/A_N (sky130_fd_sc_hdnand3b_1)
		0.27	0.47	5.56 v _09136_/Y (sky130_fd_sc_hdnand3b_1)
3	0.01			_04798_ (net)
		0.27	0.00	5.56 v _09138_/B1 (sky130_fd_sc_hdo211a_1)
		0.11	0.36	5.92 v _09138_/X (sky130_fd_sc_hdo211a_1)
2	0.01			_00490_ (net)
		0.11	0.00	5.93 v _09249_/A0 (sky130_fd_sc_hdmux2_1)
		0.11	0.64	6.56 v _09249_/X (sky130_fd_sc_hdmux2_1)
1	0.00			_00506_ (net)
		0.11	0.00	6.56 v _09250_/A1 (sky130_fd_sc_hdmux2_1)
		0.17	0.74	7.30 v _09250_/X (sky130_fd_sc_hdmux2_1)
2	0.01			cpu.o_wdata0 (net)
		0.17	0.00	7.31 v _09245_/A1 (sky130_fd_sc_hdmux2_2)
		0.19	0.72	8.03 v _09245_/X (sky130_fd_sc_hd_mux2_2)
5	0.03			rf_ram.i_wdata[1] (net)
		0.20	0.01	8.04 v _05185_/A (sky130_fd_sc_hdinv_2)
		0.28	0.30	8.33 ^ _05185_/Y (sky130_fd_sc_hd_inv_2)
4	0.04			_02135_ (net)
		0.29	0.01	8.34 ^ _05186_/A (sky130_fd_sc_hdbuf_2)
		0.26	0.43	8.77 ^ _05186_/X (sky130_fd_sc_hdbuf_2)
5	0.03			_02136_ (net)
		0.26	0.00	8.78 ^ _05187_/A (sky130_fd_sc_hddlymetal6s2s_1)
		0.30	0.41	9.19 ^ _05187_/X (sky130_fd_sc_hddlymetal6s2s_1)
5	0.02			_02137_ (net)
		0.30	0.01	_02137_ (net) 9.19 ^ _05197_/A (sky130_fd_sc_hdclkbuf_4)
		0.23	0.46	9.65 ^ _05197_/X (sky130_fd_sc_hdclkbuf_4)
2	0 05			00145 (pot)

	P1 P147				
4	0.04	0.29	0.01	8.34 ^	_02135_ (Het) _05186_/A (sky130_fd_sc_hdbuf_2)
		0.26	0.43		_05186_/X (sky130_fd_sc_hdbuf_2)
5	0.03	0.20	0.45	0	02136 (net)
-		0.26	0.00	8.78 ^	_05187_/A (sky130_fd_sc_hddlymetal6s2s_1)
		0.30	0.41	9.19 ^	05187_/X (sky130_fd_sc_hddlymetal6s2s_1
5	0.02				02137_ (net)
		0.30	0.01	9.19 ^	_05197_/A (sky130_fd_sc_hd_clkbuf_4)
		0.23	0.46		_05197_/X (sky130_fd_sc_hdclkbuf_4)
6	0.05				_02145_ (net)
		0.23	0.02	9.67 ^	_05263_/A (sky130_fd_sc_hddlymetal6s2s_1)
		0.30	0.40		_05263_/X (sky130_fd_sc_hddlymetal6s2s_1
5	0.02				_02201_ (net)
		0.30	0.00	10.08 ^	_05284_/A1 (sky130_fd_sc_hdo21ai_1)
		0.10	0.22		_05284_/Y (sky130_fd_sc_hdo21ai_1)
1	0.00				_01792_ (net)
		0.10	0.00	10.30 v	10985_/D (sky130_fd_sc_hddfxtp_1)
				10.30	data arrival time
		0.00	20.00	20.00	clock clk (rise edge)
			0.00		clock network delay (ideal)
			0.00	20.00	clock reconvergence pessimism
				20.00 ^	_10985_/CLK (sky130_fd_sc_hddfxtp_1)
			-0.29		library setup time
				19.71	data required time
				19.71	data required time
				-10.30	data arrival time
					1 ( /
				9.42	slack (MET)

min\_max\_report\_end
check\_report
No paths found.
check\_report\_end
wns 0.00
tns 0.00

# **Maximum Operating Frequency Calculations**

The SERV CPU core requires a reasonably precise **50MHZ** on iCE40. This is our clock's frequency approximately for the mentioned boards in previous statement.


Here we are taking 50MHZ as our operating frequency based on SERV specifications

Time period (T) = 1/ Frequency( F) = 1/ 50 MHZ =20 ns

## **Sky130 PDK's Operating Frequency**

Description	Active Mode	Dee
Output: Fmax Freq	33MHz	33№
Output: Fmax Freq	33MHz	33N
SE Input: Fmax Freq	66MHz	66N

# **Schematic of Synthesized Netlist**



# **Synthesized Netlist File**

This netlist file shows the inputs, outputs, wires and gates from sky130\_fd\_sc\_hd libraries with different flavours according to user's designs.

# **Post Synthesis**


	* Gene	erated by Yosys	0.9+3621	(git shal 8	4e9fa7. gcc 8	.3.1 - † PIC -	0s) */						
2												2010 - <b>11</b> 10 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010	
3		serv_rf_top(cl	k, i_rst,	i_timer_irq	, o_ibus_adr,	o_ibus_cyc,	i_ibus_rdt,	i_ibus_ack,	o_dbus_adr,	o_dbus_dat,	o_dbus_sel,	o_dbus_we,	o_dbus
4 5		_0000_; _0001_;											
6		0002;											
7		_0003_;											
8		0004 ;											
9		_0005_;											
10		_0006_;											
11		_0007_;											
12		_0008_;											
13 14		_0009_; 0010;											
15		0011;											
16		_0012_;											
17		_0013_;											
18		0014;											
19		_0015_;											
20		_0016_;											
21		_0017_;											
22 23		_0018_; _0019_;											
24		_0020_;											
25		_0021_;											
26		0022;											
27		_0023_;											
28		_0024_;											
29		_0025_;											
30		_0026_;											
31		_0027_;											
32 33		_0028_; _0029_;											
34		0030;											
35		0031;											
36		_0032_;											
37		_0033_;											
38		_0034_;											
39		_0035_;											
40 41		_0036_; _0037_;											
41		0038;											
43		0039;											
44		_0040_;											
45		_0041_;											
46		_0042_;											
47		_0043_;											
48		_0044_;											

47	wire _004	
48	wire _004	
49	wire _004	
50	wire _004	
51	wire _004	
52	wire _004	
53	wire _004	
54	wire _005	
55	wire _005	
56	wire _005	
57	wire _005	
58	wire _005	
59	wire _005	
60	wire _005	
61	wire _005	
62	wire _005	
63	wire _005	
64	wire _006	
65	wire _006	
66	wire _006	
67	wire _006	
68	wire _006	
69	wire _006	
70	wire _006	
71	wire _006	
72	wire _006	
73	wire _006	
74	wire _007	
75	wire _007	
76	wire _007	
77	wire _007	
78	wire _007	
79	wire _007	
80 81	wire _007	
82	wire _007 wire _007	
83	wire _007 wire _007	
84	wire _007	
85	wire _008	
86	wire _008	
87	wire 008	
88	wire _008	
89	wire _008	
90	wire _008	
91	wire _008	
92	wire _008	
93	wire _008	
94	wire 009	
95	wire 009	

	WEIC 0000 .	
94	wire _0090_;	
95	wire 0091;	
96	wire 0092;	
97	wire 0093;	
98	wire _0094_;	
99	wire _0095_;	
100	wire _0096_;	
101	wire _0097_;	
102	wire _0098_;	
103	wire _0099_;	
104	wire 0100;	
105	wire 0101;	
106	wire 0102;	
107	wire 0103;	
108	wire _0104_;	
109	wire _0105_;	
110	wire 0106;	
111	wire _0107_;	
112	wire 0108;	
113	wire _0109_;	
114	wire _0110_;	
115	wire _0111_;	
116	wire _0112_;	
117	wire _0113_;	
118	wire _0114_;	
119	wire _0115_;	
120	wire _0116_;	
121	wire _0117_;	
122	wire _0118_;	
123	wire _0119_;	
124	wire _0120_;	
125	wire _0121_;	
126	wire _0122_;	
127	wire _0123_;	
128	wire _0124_;	
129	wire _0125_;	
130	wire _0126_;	
131	wire _0127_;	
132	wire _0128_;	
133	wire _0129_;	
134	wire _0130_;	
135	wire _0131_;	
136	wire _0132_;	
137	wire _0133_;	
138 139	<pre>wire _0134_; wire _0135_;</pre>	
140	wire _0135_; wire _0136_;	
140	wire _0130_; wire _0137 ;	
141	wile 0157 ;	

```
3365
      wire \cpu.alu.add cy r ;
3366
      wire \cpu.alu.cmp r ;
3367
      wire \cpu.alu.i en ;
3368
      wire \cpu.alu.i rs1 ;
3369
      wire \cpu.bne_or_bge ;
3370
      wire \cpu.bufreg.c r ;
      wire \cpu.bufreg.i_en ;
3371
3372
      wire \cpu.bufreg.i sh signed ;
3373
      wire \cpu.bufreg.o_lsb[0] ;
3374
      wire \cpu.bufreg.o_lsb[1] ;
3375
      wire \cpu.cnt done ;
3376
      wire \cpu.csr.csr_in ;
3377
      wire \cpu.csr.i csr d sel ;
3378
      wire \cpu.csr.i_csr_imm ;
3379
      wire \cpu.csr.i ebreak ;
3380
      wire \cpu.csr.mcause31 ;
3381
      wire \cpu.csr.mcause3_0[0] ;
3382
      wire \cpu.csr.mcause3 0[1] ;
3383
      wire \cpu.csr.mcause3 0[2] ;
3384
      wire \cpu.csr.mcause3 0[3] ;
3385
      wire \cpu.csr.mie mtie
3386
      wire \cpu.csr.mstatus_mie ;
3387
      wire \cpu.csr.mstatus mpie ;
3388
      wire \cpu.csr.o_new_irq ;
3389
      wire \cpu.csr.timer irg r ;
3390
      wire \cpu.ctrl.i_jump ;
3391
      wire \cpu.ctrl.new pc ;
3392
      wire \cpu.ctrl.pc_plus_4_cy_r ;
      wire \cpu.ctrl.pc_plus_offset_cy_r ;
3393
3394
      wire \cpu.decode.co immdec ctrl[3] ;
3395
      wire \cpu.decode.co mem word ;
3396
      wire \cpu.decode.op21 ;
3397
      wire \cpu.decode.op22 ;
3398
      wire \cpu.decode.op26 ;
      wire \cpu.decode.opcode[0] ;
3399
3400
      wire \cpu.decode.opcode[1] ;
3401
      wire \cpu.decode.opcode[2] ;
3402
      wire \cpu.immdec.imm11_7[0] ;
3403
      wire \cpu.immdec.imm11_7[1] ;
      wire \cpu.immdec.imm11 7[2]
3404
                                   :
3405
      wire \cpu.immdec.imm11 7[3]
3406
      wire \cpu.immdec.imm11 7[4] ;
3407
      wire \cpu.immdec.imm19_12_20[0] ;
      wire \cpu.immdec.imm19_12_20[1] ;
3408
3409
      wire \cpu.immdec.imm19 12 20[2] ;
3410
      wire \cpu.immdec.imm19 12 20[3]
      wire \cpu.immdec.imm19_12_20[5]
3411
3412
      wire \cpu.immdec.imm19 12 20[6] ;
```

```
-----
            (cpu.comocc.comizs_iz_ious)
3411
      wire \cpu.immdec.imm19 12 20[5]
3412
      wire \cpu.immdec.imm19 12 20[6]
      wire \cpu.immdec.imm19 12 20[7]
3413
3414
      wire \cpu.immdec.imm19 12 20[8] ;
3415
      wire \cpu.immdec.imm24 20[0] :
3416
      wire \cpu.immdec.imm24 20[1]
3417
      wire \cpu.immdec.imm24 20[2]
3418
      wire \cpu.immdec.imm24 20[3] ;
3419
      wire \cpu.immdec.imm24 20[4]
3420
      wire \cpu.immdec.imm30 25[0] ;
3421
      wire \cpu.immdec.imm30 25[1]
3422
      wire \cpu.immdec.imm30 25[2] ;
3423
      wire \cpu.immdec.imm30 25[3] ;
3424
      wire \cpu.immdec.imm30 25[4] ;
3425
      wire \cpu.immdec.imm30 25[5] ;
3426
      wire \cpu.immdec.imm7 ;
3427
      wire \cpu.immdec.signbit ;
3428
      wire \cpu.mem bytecnt[0] ;
3429
      wire \cpu.mem_bytecnt[1] ;
3430
      wire \cpu.mem if.signbit ;
3431
      wire \cpu.o wdata0 ;
3432
      wire \cpu.o wdata1 ;
      wire \cpu.o_wen0 ;
3433
3434
      wire \cpu.o wen1 ;
3435
      wire \cpu.state.ibus cyc ;
3436
      wire \cpu.state.init done ;
3437
      wire \cpu.state.misalign trap sync ;
3438
      wire \cpu.state.o_cnt[2] ;
3439
      wire \cpu.state.o cnt r[0] ;
3440
      wire \cpu.state.o_cnt_r[1] ;
3441
      wire \cpu.state.o_cnt_r[2] ;
3442
      wire \cpu.state.o_cnt_r[3] ;
3443
      wire \cpu.state.stage_two_req ;
3444
      input i dbus ack;
3445
      input [31:0] i_dbus_rdt;
3446
      input i_ibus_ack;
      input [31:0] i ibus rdt:
3447
3448
      input i rst:
3449
      input i timer irq;
3450
      output [31:0] o_dbus_adr;
      output o dbus cyc;
3451
3452
      output [31:0] o dbus dat;
3453
      output [3:0] o dbus sel;
3454
      output o dbus we;
3455
      output [31:0] o_ibus_adr;
      output o_ibus cyc;
3456
      wire \rf ram.i raddr[0] ;
3457
      wire \rf ram.i_raddr[1] ;
3458
```



```
4628
       sky130_fd_sc_hd__buf_1 _3360_ (
4629
         .A(i_rst),
         .X(_1872_)
4630
4631
       );
4632
       sky130_fd_sc_hd_inv_2_3361_ (
4633
         .A(\cpu.cnt_done ),
4634
         .Y(_1873_)
4635
       );
4636
       sky130_fd_sc_hd_buf_1_3362_(
4637
         .A( 1873_),
4638
         .X(_1874_)
4639
       );
4640
       sky130_fd_sc_hd__inv_2 _3363_ (
4641
         .A(\cpu.decode.opcode[2]),
4642
         .Y(_1875_)
4643
       );
       sky130_fd_sc_hd__buf_1 _3364_ (
4644
4645
         .A(_1875_),
4646
         .X(_1876_)
4647
       );
       sky130_fd_sc_hd__or3_2 _3365_ (
4648
4649
         .A(\cpu.decode.co immdec ctrl[3] ),
4650
         .B(_1876_),
4651
         .C(\cpu.decode.opcode[0] ),
4652
         .X(_1877_)
4653
       );
4654
       sky130 fd sc hd inv 2 3366 (
4655
         .A(\cpu.bne_or_bge ),
4656
         .Y(_1878_)
4657
       );
       sky130_fd_sc_hd__or2_2 _3367_ (
4658
4659
         .A(\cpu.decode.co mem word ),
4660
         .B(_1878_),
         .X(_0071_)
4661
       ):
4662
4663
       sky130_fd_sc_hd_or2_2 _3368_ (
4664
         .A(_1877_),
         .B(_0071_),
4665
4666
         .X( 1879 )
       );
4667
4668
       sky130_fd_sc_hd__or3_2 _3369_ (
4669
         .A(\cpu.decode.co_immdec_ctrl[3] ),
```

```
4655
         .A(\cpu.bne_or_bge ),
4656
         .Y(_1878_)
4657
      );
4658
      sky130_fd_sc_hd_or2_2 _3367_ (
4659
         .A(\cpu.decode.co_mem_word ),
         .B(_1878_),
4660
4661
         .X(_0071_)
4662
      );
4663
      sky130_fd_sc_hd_or2_2 _3368_ (
4664
         .A(_1877_),
4665
         .B(_0071_),
4666
         .X(_1879_)
4667
      );
4668
      sky130_fd_sc_hd_or3_2 _3369_ (
4669
         .A(\cpu.decode.co_immdec_ctrl[3] ),
         .B(\cpu.decode.opcode[2] ),
4670
4671
         .C(\cpu.decode.opcode[0] ),
4672
         .X(_1880_)
4673
      );
4674
      sky130_fd_sc_hd__inv_2 _3370_ (
4675
         .A(\cpu.decode.co_mem_word ),
4676
         .Y(_1881_)
4677
      );
4678
      sky130_fd_sc_hd__inv_2 _3371_ (
4679
         .A(\cpu.decode.co_immdec_ctrl[3] ),
4680
         .Y(_1882_)
4681
       );
      sky130 fd_sc_hd_o32a_2_3372_ (
4682
4683
         .A1(\cpu.csr.i_csr_d_sel ),
4684
         .A2(_1881_),
4685
         .A3(_1877_),
4686
         .B1(_1882_
                   ),
4687
         .B2(\cpu.decode.opcode[2]),
4688
         .X(_1883_)
4689
      );
4690
      sky130 fd sc hd a3110 2 3373 (
4691
         .A1(_1879_),
4692
         .A2(_1880_),
4693
         .A3(_1883_),
4694
         .B1(\cpu.state.init done ),
4695
         .C1(\cpu.csr.o_new_irq ),
4696
         .X(_1884_)
4697
      );
4698
      sky130_fd_sc_hd__buf_1 _3374_ (
4699
         .A(_1884_),
         .X(_0074_)
4700
4701
       );
4702
      sky130_fd_sc_hd__or2_2 _3375_ (
```

```
sky130 fd sc hd inv 2 3394 (
4800
         .A(_1884_),
4801
4802
         .Y( 1902 )
4803
      );
      sky130_fd_sc_hd__or4_2 _3395_ (
4804
4805
         .A(\cpu.state.o_cnt_r[1] ),
4806
         .B(\cpu.state.o_cnt_r[0]
                                   ),
4807
         .C(\cpu.state.o_cnt_r[2] ),
4808
         .D(\cpu.state.o_cnt_r[3] ),
4809
         .X(_1903_)
      ):
4810
4811
      sky130_fd_sc_hd__inv_2 _3396_ (
4812
         .A(_1903_),
         .Y(_1904_)
4813
      );
4814
      sky130_fd_sc_hd__buf_1 _3397_ (
4815
4816
         .A(_1904_),
         .X(_1905_)
4817
      );
4818
4819
      sky130_fd_sc_hd_or2_2 _3398_ (
         .A(_1902_),
4820
4821
         .B(_1905_),
4822
         .X( 1906 )
4823
      );
4824
      sky130_fd_sc_hd__inv_2 _3399_ (
         .A(_1906_),
4825
4826
         .Y(_1907_)
4827
       ):
4828
      sky130_fd_sc_hd__buf_1 _3400_ (
4829
         .A(_1907_),
4830
         .X(_1908_)
4831
       );
4832
      sky130 fd sc hd buf 1 3401 (
4833
         .A(_1908_),
4834
         .X(_1909_)
      ):
4835
      sky130_fd_sc_hd__buf_1 _3402_ (
4836
         .A(_1906_),
4837
4838
         .X(_1910_)
4839
      );
      sky130_fd_sc_hd__buf_1 _3403_ (
4840
4841
         .A(_1910_),
4842
         .X( 1911 )
4843
       );
4844
      sky130_fd_sc_hd__inv_2 _3404_ (
         .A(i_rst),
4845
4846
         .Y(_1912_)
4847
       );
```

```
30728
        sky130_fd_sc_hd__dfxtp_2 _8063_ (
30729 tu Soft CER(clk),
30730
          .D(_1862_),
30731
          .Q(o_ibus_adr[25])
30732
        );
30733
        sky130_fd_sc_hd__dfxtp_2 _8064_ (
          .CLK(clk),
30734
30735
          .D(_1863_),
30736
          .Q(o_ibus_adr[26])
        );
30737
30738
        sky130 fd sc hd dfxtp 2 8065 (
          .CLK(clk),
30739
30740
          .D(_1864_),
30741
          .Q(o_ibus_adr[27])
30742
        );
30743
        sky130_fd_sc_hd__dfxtp_2 _8066_ (
          .CLK(clk),
30744
30745
          .D(_1865_),
30746
          .Q(o_ibus_adr[28])
30747
        );
30748
        sky130_fd_sc_hd__dfxtp_2 _8067_ (
          .CLK(clk),
30749
30750
          .D(_1866_),
30751
          .Q(o_ibus_adr[29])
30752
        );
        sky130_fd_sc_hd__dfxtp_2 _8068_ (
30753
          .CLK(clk),
30754
          .D(_1867_),
30755
30756
          .Q(o_ibus_adr[30])
30757
        );
        sky130_fd_sc_hd__dfxtp_2 _8069_ (
30758
          .CLK(clk),
30759
30760
          .D(_1868_),
30761
          .Q(o_ibus_adr[31])
30762
        );
30763
        sky130_fd_sc_hd__dfxtp_2 _8070_ (
          .CLK(clk),
30764
30765
          .D(_1869_),
30766
          .Q(\cpu.state.misalign_trap_sync )
30767
        );
        <u>sky130_fd_sc_hd__dfxtp_2_8071_ (</u>
30768
          .CLK(clk),
30769
30770
          .D(_1870_),
30771
          .Q(\cpu.ctrl.i_jump )
30772
        );
        sky130_fd_sc_hd__dfxtp_2 _8072_ (
30773
          .CLK(clk),
30774
30775
          .D(_1871_),
30776
          .Q(\cpu.state.init_done )
30777
        );
30778
```

#### Post CTS

```
module serv_rf_top (VGND,
    VPWR,
    clk,
    i_dbus_ack,
    i_ibus_ack,
    i rst,
    i_timer_irq,
    o_dbus_cyc,
    o_dbus_we,
    o_ibus_cyc,
    i_dbus_rdt,
    i_ibus_rdt,
    o dbus adr,
    o_dbus_dat,
    o_dbus_sel,
    o_ibus_adr);
 input VGND;
 input VPWR;
 input clk;
 input i_dbus_ack;
 input i ibus ack;
 input i rst;
 input i_timer_irq;
output o_dbus_cyc;
 output o_dbus_we;
output o_ibus_cyc;
 input [31:0] i_dbus_rdt;
 input [31:0] i_ibus_rdt;
 output [31:0] o_dbus_adr;
 output [31:0] o_dbus_dat;
 output [3:0] o_dbus_sel;
 output [31:0] o_ibus_adr;
 wire _00000_;
wire _00001;
 wire _00002_;
 wire 00003;
```

```
-----
wire clknet_leaf_90_clk;
wire clknet leaf 91 clk;
wire clknet_leaf_92_clk;
wire clknet_leaf_93_clk;
wire clknet leaf 94 clk:
wire clknet_leaf_95_clk;
wire clknet leaf 96 clk;
wire clknet_leaf_97_clk;
wire clknet leaf 98 clk;
wire clknet leaf 99 clk;
wire clknet_leaf_9_clk;
wire \cpu.alu.add cy r ;
wire \cpu.alu.cmp_r ;
wire \cpu.alu.i en ;
wire \cpu.alu.i_rs1 ;
wire \cpu.bne_or_bge ;
wire \cpu.bufreg.c_r ;
wire \cpu.bufreg.i en ;
wire \cpu.bufreg.i_sh_signed ;
wire \cpu.bufreg.o_lsb[0] ;
wire \cpu.bufreg.o_lsb[1] ;
wire \cpu.cnt done ;
wire \cpu.csr_d_sel ;
wire \cpu.csr_imm ;
wire \cpu.csr_in ;
wire \cpu.ctrl.i jump ;
wire \cpu.ctrl.new_pc ;
wire \cpu.ctrl.pc_plus_4_cy_r ;
wire \cpu.ctrl.pc_plus_offset_cy_r ;
wire \cpu.decode.co_ebreak ;
wire \cpu.decode.co_immdec_ctrl[3] ;
wire \cpu.decode.co_mem_word ;
wire \cpu.decode.op21 ;
wire \cpu.decode.op22 ;
wire \cpu.decode.op26 ;
wire \cpu.decode.opcode[0] ;
wire \cpu.decode.opcode[1] ;
```

```
sky130 fd sc hd buf 12 repeater193 (.A(net194),
    .X(net193),
   .VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR),
    .VPWR(VPWR));
sky130_fd_sc_hd__buf_12 repeater194 (.A(\rf_ram.i_r
    .X(net194),
    .VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR),
    .VPWR(VPWR));
sky130_fd_sc_hd__clkbuf_8 repeater195 (.A(net196),
    .X(net195),
    .VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR),
    .VPWR(VPWR));
sky130_fd_sc_hd__buf_6 repeater196 (.A(net34),
   .X(net196),
    .VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR),
    .VPWR(VPWR));
sky130_fd_sc_hd__buf_6 repeater197 (.A(net1),
    .X(net197),
    .VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR),
    .VPWR(VPWR));
sky130_fd_sc_hd__clkbuf_8 repeater198 (.A(net1),
    .X(net198),
    .VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR),
    .VPWR(VPWR));
endmodule
```

#### **Post Optimization**

```
module serv_rf_top (VGND,
    VPWR,
    clk,
    i_dbus_ack,
    i_ibus_ack,
    i rst,
    i timer irq,
    o_dbus_cyc,
    o_dbus_we,
    o_ibus_cyc,
    i_dbus_rdt,
    i ibus rdt,
    o_dbus_adr,
    o_dbus_dat,
    o_dbus_sel,
    o_ibus_adr);
 input VGND;
 input VPWR;
 input clk;
 input i_dbus_ack;
 input i_ibus_ack;
 input i rst;
 input i_timer_irq;
 output o_dbus_cyc;
 output o_dbus_we;
 output o_ibus_cyc;
 input [31:0] i_dbus_rdt;
 input [31:0] i_ibus_rdt;
 output [31:0] o_dbus_adr;
 output [31:0] o_dbus_dat;
 output [3:0] o_dbus_sel;
 output [31:0] o_ibus_adr;
 wire _00000_;
 wire _00001_;
wire _00002_;
 wire 00003;
```

wire \rt\_ram.memory[366][1] ; wire \rf\_ram.memory[367][0] ; wire \rf ram.memory[367][1]; wire \rf ram.memory[368][0] ; wire \rf\_ram.memory[368][1]; wire \rf\_ram.memory[369][0] ; wire \rf\_ram.memory[369][1] ; wire \rf\_ram.memory[36][0] ; wire \rf\_ram.memory[36][1] ; wire \rf ram.memory[370][0] ; wire \rf\_ram.memory[370][1] ; wire \rf ram.memory[371][0]; wire \rf\_ram.memory[371][1] ; wire \rf\_ram.memory[372][0] ; wire \rf\_ram.memory[372][1] ; wire \rf ram.memory[373][0] ; wire \rf\_ram.memory[373][1] ; wire \rf\_ram.memory[374][0] ; wire \rf\_ram.memory[374][1] ; wire \rf\_ram.memory[375][0] ; wire \rf ram.memory[375][1] ; wire \rf\_ram.memory[376][0] ; wire \rf\_ram.memory[376][1] ; wire \rf\_ram.memory[377][0] ; wire \rf\_ram.memory[377][1]; wire \rf\_ram.memory[378][0] ; wire \rf\_ram.memory[378][1] ; wire \rf\_ram.memory[379][0] ; wire \rf\_ram.memory[379][1] ; wire \rf\_ram.memory[37][0] ; wire \rf\_ram.memory[37][1] ; wire \rf\_ram.memory[380][0] ; wire \rf ram.memory[380][1]; wire \rf\_ram.memory[381][0] ; wire \rf\_ram.memory[381][1] ; wire \rf\_ram.memory[382][0] ; wire \rf\_ram.memory[382][1] ;

```
SKY130 TO SC NO DECAP 3 PHY 109 (.VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR),
    .VPWR(VPWR));
 sky130 fd sc hd decap 3 PHY 11 (.VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR),
    .VPWR(VPWR));
 sky130 fd sc hd decap 3 PHY 110 (.VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR),
    .VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_111 (.VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR),
    .VPWR(VPWR));
sky130 fd sc hd decap 3 PHY 112 (.VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR),
    .VPWR(VPWR));
sky130 fd sc hd decap 3 PHY 113 (.VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR),
    .VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_114 (.VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR),
    .VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_115 (.VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR),
    .VPWR(VPWR));
sky130_fd_sc_hd__decap_3 PHY_116 (.VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR),
    .VPWR(VPWR));
sky130_fd_sc_hd_decap_3_PHY_117 (.VGND(VGND),
    VNR(VGND)
```

```
sky130_fd_sc_hd__buf_12 repeater193 (.A(net194),
    .X(net193),
    .VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR),
    .VPWR(VPWR));
sky130 fd sc hd buf 12 repeater194 (.A(\rf ram.i raddr[1] ),
    .X(net194),
    .VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR),
    .VPWR(VPWR));
sky130_fd_sc_hd__clkbuf_8 repeater195 (.A(net196),
    .X(net195),
    .VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR),
    .VPWR(VPWR));
sky130_fd_sc_hd__buf_6 repeater196 (.A(net34),
    .X(net196),
    .VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR),
    .VPWR(VPWR));
sky130_fd_sc_hd__buf_6 repeater197 (.A(net1),
    .X(net197),
    .VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR),
    .VPWR(VPWR));
sky130_fd_sc_hd__clkbuf_8 repeater198 (.A(net1),
    .X(net198),
    .VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR),
    .VPWR(VPWR));
endmodule
```

#### **Post Initial Routing**

```
module serv_rf_top (VGND,
    VPWR,
    clk,
    i_dbus_ack,
    i_ibus_ack,
    i_rst,
    i_timer_irq,
    o_dbus_cyc,
    o_dbus_we,
I.
    o_ibus_cyc,
I.
    i_dbus_rdt,
    i ibus rdt,
    o dbus adr,
    o_dbus_dat,
    o_dbus_sel,
    o_ibus_adr);
input VGND;
input VPWR;
input clk;
input i_dbus_ack;
input i_ibus_ack;
input i_rst;
input i_timer_irq;
output o dbus cyc;
output o_dbus_we;
output o_ibus_cyc;
input [31:0] i_dbus_rdt;
input [31:0] i_ibus_rdt;
output [31:0] o dbus_adr;
output [31:0] o dbus dat;
output [3:0] o_dbus_sel;
output [31:0] o_ibus_adr;
wire 00000;
wire _00001_;
```

```
)
     .VNB(VGND),
     .VPB(VPWR),
L
     .VPWR(VPWR));
2
sky130_fd_sc_hd__decap_12 FILLER_101_11 (.VGND(VGND),
     .VNB(VGND),
ŧ.
5
     .VPB(VPWR),
     .VPWR(VPWR));
5
/ sky130_fd_sc_hd__decap_4 FILLER_101_119 (.VGND(VGND),
     .VNB(VGND),
3
)
     .VPB(VPWR),
     .VPWR(VPWR));
)
L sky130 fd sc hd decap 12 FILLER 101 126 (.VGND(VGND),
)
     .VNB(VGND),
     .VPB(VPWR),
3
ł.
     .VPWR(VPWR));
sky130_fd_sc_hd__decap_6 FILLER_101_138 (.VGND(VGND),
     .VNB(VGND),
5
     .VPB(VPWR),
     .VPWR(VPWR));
3
) sky130 fd sc hd decap 8 FILLER 101 160 (.VGND(VGND),
     .VNB(VGND),
)
     .VPB(VPWR),
L
     .VPWR(VPWR));
>
sky130_fd_sc_hd_fill_1 FILLER_101_169 (.VGND(VGND),
     .VNB(VGND),
ŧ.
5
     .VPB(VPWR),
     .VPWR(VPWR));
5
/ sky130_fd_sc_hd__decap_8 FILLER_101_174 (.VGND(VGND),
     .VNB(VGND),
3
     .VPB(VPWR),
)
)
     .VPWR(VPWR));
L sky130_fd_sc_hd__decap_3_FILLER_101_182 (.VGND(VGND),
     .VNB(VGND),
2
     .VPB(VPWR),
3
```

```
sky130_fd_sc_hd__fill_1 FILLER_120_819 (.VGND(VGND),
   .VNB(VGND),
   .VPB(VPWR).
   .VPWR(VPWR));
sky130_fd_sc_hd__decap_3 FILLER_120_85 (.VGND(VGND),
   .VNB(VGND),
   .VPB(VPWR).
   .VPWR(VPWR));
sky130 fd sc hd decap 8 FILLER 121 102 (.VGND(VGND),
   .VNB(VGND),
   .VPB(VPWR),
   .VPWR(VPWR));
sky130 fd sc hd decap 12 FILLER 121 11 (.VGND(VGND),
   .VNB(VGND),
   .VPB(VPWR),
   .VPWR(VPWR));
sky130 fd sc hd fill 2 FILLER 121 110 (.VGND(VGND),
   .VNB(VGND),
   .VPB(VPWR),
   .VPWR(VPWR));
sky130_fd_sc_hd__decap_6 FILLER_121_113 (.VGND(VGND),
   .VNB(VGND),
   .VPB(VPWR),
   .VPWR(VPWR));
sky130_fd_sc_hd__decap_12_FILLER_121_122 (.VGND(VGND),
   .VNB(VGND),
   .VPB(VPWR),
   .VPWR(VPWR));
sky130 fd sc hd decap 8 FILLER 121 134 (.VGND(VGND),
   .VNB(VGND),
   .VPB(VPWR),
   .VPWR(VPWR));
sky130_fd_sc_hd_fill_1 FILLER_121_142 (.VGND(VGND),
   .VNB(VGND),
   VDR(VDWR)
```

```
.VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR).
    .VPWR(VPWR));
 sky130_fd_sc_hd__buf_12 repeater194 (.A(\rf_ram.i_raddr[1] ),
    .X(net194),
    .VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR),
    .VPWR(VPWR));
 sky130 fd sc hd clkbuf 8 repeater195 (.A(net196),
    .X(net195),
    .VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR),
    .VPWR(VPWR));
 sky130_fd_sc_hd__buf_6 repeater196 (.A(net34),
    .X(net196),
    .VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR),
    .VPWR(VPWR));
 sky130_fd_sc_hd__buf_6 repeater197 (.A(net1),
    .X(net197),
    .VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR),
    .VPWR(VPWR));
 sky130_fd_sc_hd__clkbuf_8 repeater198 (.A(net1),
    .X(net198),
    .VGND(VGND),
    .VNB(VGND),
    .VPB(VPWR),
    .VPWR(VPWR));
endmodule
```


### **Layout Generation by Magic Tool**

#### **Post Floorplanning**

The below command is for generating layout after Floorplanning. All the images after the below command are from what was generated during Floorplanning. (base) badboy07@badboy07-VirtualBox:~/Desktop/OpenLane/designs/serv\_rf\_top/runs/ 11-08\_11-58/results/floorplan\$ magic -T /home/badboy07/Desktop/OpenLane/pdks/ope n\_pdks/sky130/libs.tech/magic/sky130.tech def read ../../tmp/merged.lef def read serv\_rf\_top.floorplan.def &

+ <sup>i</sup>						: :	1		: :	-1-			1			1		: :	1				- 1	11		-			н ч.
+ •	6	ь	6	ь	•			6	•	ь		6	•	•	ь	5	6	•	6		•	6		6	•	•	6		<del>-</del> -
8 + °	а 6	D D	•	D D	а в	0	•	0	•	0 6	•	0 6	•	0	6 6	0 0	6 6	•	•	•	•	D 0	•	0	6 6	0 0			8 -I-
В	ь в	ь ь	•	•	•	•	6 6		•	ь ь	6 6	•	•	•	D	•	а Б	•	ъ	•	•	•	•	a.	•	•	•	• •	в
+ ° 8	•	5		ь в	ь в	•		•	•	6		ь в	•	•	5	•		•	•	•	•	ь в	ь	•	•	•	5		· B
+ 8 8	ь в	•	•	ь ь	•	•	•	•	•	ь ь	•	•	ь ь	•	•	•	6 6	•	•	•	•	ь 5	•	6 6	•	•	•	-	• 8 <del> </del> •
в	5		•	•	•	6	•		•		•	•	•	•	6	•	•	•	ъ	•	•	•	•	a	6	•	ъ	- ·	e H
Б В	а а	6 6	ь ь	6 6	•	•	•	•	•	ь ь	•	ь 5	•	•	ь в	ь ь	а в	•	•	•	•	ь 5	•	ь ь	ь ь	•	•	ه ه ه	B
۰ ۲	D	0 6	0	D	0 0	0	0	D	•	D D	0	a	0 6	0 0	0 0	0 0	0 6	۵	0	٥	•	a	0	•	а в	D	0 0		а в — I-
+ <sup>B</sup>	•	ь ь	•	6 6	•	•	6	6 6	•	5	•	ь ь	•	•	•	5	•	а 6	5	•	•	6 6	5	6	•	•	6	- -	. 8
в + в	ь в	ь ь	•	6 6	•	•	•	•	•	ь ь	•	ь 5	а 6	•	а 6	ь ь	•	•	•	•	•	ь 5	•	6 6	а Б	ь ь	•	-	• 8 <mark>- </mark> •
в	•	5	6	5	ь 5	•	ь 5		•	•	•		ь 5				6 6		•	•	•		•	6	•	5	•	- ·	· B
+ B	•	ь ь	•	ь ь	•	•	•	•	•	ь ь	•	а в	•	•	•	ь ь	•	•	•	•	6	а в	•	ь ь	•	ь ь	•	-	• B
+ B	•	ь Б	•	ь Б	•	•	•	•	•	ь ь	•	•	ь ь	•	•	•	•	•	•	•	•	р р	•	ь 9	•	•	•	-	• B
+ B	•	5	D	ъ	0		D	ь	•		D		0		5	•	D	•	0				D	5	6	5	0		
8 + 8	•	ь ь	•	ь ь	•	•	•	•	•	ь ь	•	а 6	se	rv_	rf_to	go	а 6	•	ь ь	•	•	а 6	ь ь	ь ь	•	ь ь	•		¦ ₿ ┥·
B	5	5	•	5	5		•	5	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	a	5	•	•		· •
+ °	а Б	6	6 6	6 6	•	•	•	•	•	ь ь	•	ь 5	а 6	•	ь ь	•	ь ь	•	•	•	•	а 6	•	6 6	ь ь	•	•	ه ه ه	8
+ •	•	5	•	5	•	•	6 6	•	•	•	•	5	6 6	•	ь ь	•	6 6	•	•	•	•	a.	•	5	ь ь	•	•	• •	ь <del>Т</del>
́в + °	5	5	ь	6 6		6 6	•	6 6	ь	6		ь ь		а 6	6	ь ь		6 6	ь	6	•	ь ь	ь	6 6	•	6 6	•	• •	¦∎ - ·
B	ь D	•	ь Б	•	•	•	ь 0	•	ь Б	•	ь Б	•	•	•	ь D	ь ь	ь Б	•	ь Б	•	•	ь ь	ь Б	6 6	ь Б	•	6 0	- °	• B
+ B	•	5	6	5	•	•	6		ь		6	•	•		ь		6	•	6	•	•		6	5	6	5	6	- ·	в
+ <sup>B</sup>	ь 5	ь ь	•	6 6	•	ь ь	•	•	•	ь ь	•	ь 5	•	•	ь ь	6 6	а 6	•	•	•	•	ь 5	•	6 6	•	ь ь	•	- ·	• B -  •
+ 8	•	ь	•	ъ	•	ь	•	•	P	•	•	Ð	•	•	Ð	•	a	•	•	•	•	Ð	•	P	e.	Ð	•	• •	в –
T B	6	ь ь	•	6 6	а 6	•	•	•	•	6	•	ь 5	а 6	•	ь в	•	ь ь	•	ь ь	•	•	•	•	•	•	ь ь	•		• B - -
+ B	ь ь	5	•	5	•	•	•	•	•	•	6 6	5	•	•	•	•	ь ь	•	•	•	•	5	•	5	•	•	•		8
+ 8	5	ь ь	5	6	•	•	•	•	6	5	•	ь ь	•	а 6	5	ь ь	•	•	•	•	•	6 6	•	6	5	6	•	- ·	8 <b>-</b>  -
+ 8	а в	•	6 6	6 6	а 6	•	•	•	6 6	•	•	6 6	•	а 6	6 6	6 6	а 6	•	•	•	•	6 6	6 6	6 6	а 6	•	•	-	8 <mark>- </mark> -
	•	6	•	6	a	•	•	ъ	a		•	•	•	•	e.	5	a	5	•	•	•	•	•	5	a	6	•	- 	· •
+ B •	0	ь ь	р в	6 6	0 0	•	•	•	•	ь ь	0	ь 5	0 6	•	0 6	ь ь	D 6	•	0 6	•	•	ь 5	0	6 6	о 6	ь ь	•	- D	8
+ в в	ь В	5	•	D.	•	•	•	•	ь Б	ь ь	Tor	omo	st c	ell i	in <sup>°</sup> th	ıê ۱	wind	dòw	•	•	8	6 6	•	6 6	•	•	•	• •	B
+ 8	5	ь ь	5	6	5	•		•	-	•	•	-		-	•		•		5	•	•	5	-	6	5	6			¦∎⊣·
в _ •	•	•	•	ь Б	•	•	•	•	•	ь ь	•	ь 5	ь ь	6 6	•	ь ь	•	•	•	•	•	•	•	6 8	•	ь в	•	• •	B
в	•	6	•	5	•	•	•	•	•	6	•		•		•	ь	•	•	ъ	•	•	•	ь	•	•	•	•		в
+ ° 8	6	6	•	6 6	а 6	•	•	•	•	D	•	ь 5	а 6	•	ь ь	ь ь	а в	•	•	•	•	ь 5	•	•	6	•	6	0 0 0 0	· • •
L *	•	ь	•	ь	•	ь	•	6	•	ь	6 6	•	•	6	•	ь	6 6	•	•	•	•	6	•	ь	•	ъ	•		
8	5	ь ь	6	ь ь	6	ь ь	•	ь ь	6	•	ъ	а 6	•	•	6	ь ь	•	•	•	•	•	а Б		6	6	6 6	•	- ·	в в <del> </del> -
- B	ь 5	0	•	0	•	0	•	0	•	•	6 6	0 0	ь ь	0	•	0 0	•	•	•	•	•	0	•	D	•	•	•		• B • B
+.	•	5	•	6		6	6	6	•	6				•	ъ	•			•		•	•	ь	6	a	6			
+ . + .	•	ь Б	•	6	•	•	•	•	•	ь ь	•	ь 5	•	•	6	ь ь	•	•	•	•	•	ь 5	•	6 6	•	ь ь	•	• •	• B -  •
в	- 	•	•	•	- 	•	•	ь	•	6	•	•	•		•	•	ь ь	•	•	•	•		•	•	•	•	•	- ·	· B
+ B B	•	ь ь		ь ь	•	•	•	•	•	ь ь	•	•		•		•	•	•		•	•	ь в	ь	•	6	ь ь	•	-	• B
+ 6 8	ь 5	6	•	5	ь ь		6 6	5	•	6	•	•	•	•	•	•	ь ь	•	•	•	•	•	•	5	•	•		• •	· B
+ B	•	ь D	5	ь D	•	6 0	•	6 0	6	а 0	•	6 D	•	ь 0		ь Б	•	ь 0		6 0	•	6 D	ъ	6 D	•	6 0	•	• •	. 8
ه ه ـــ	ь 5	6 6	•	6 6	•	•	•	•	•	6 6	6 6	6 6	а 6	•	6 6	а 6	6 6	•	•	•	•	6 6	•	•	а 6	а в		• •	.°.⊣·
1						-			-																				14
			-		+ +	+ +		++	+ -					+ +	+ +		++	+ +		+ +			+ +	+ +	+ -		++	+ +	-+1

schd prywygnd_1	sky130_fd_sc_ndtppypwwwgnd_1	sky130_fd_sc_hd_ppypewygnd_1 TAP_T372	sky130_fd_sp_hd_ppypwrgnd_1
sentember = 1 $sentember = 1$ $sentember =$	sky130_fd_sc_nd_ppvpwvgnd_1	sky130_fd_softwd_thpropernypod_1 TAP_T3}3 serv_rf_top	sky130_1d_sc_hd_ppypwrvgnd_1 rAp <u>r33</u> 4
$sch_{1} = \frac{1}{14} sch_{2} sch_{2} sch_{2}$	sky130_Id_sc[nd_tpp://www.gnd_1 $14p_{124}$	sky130_fd_sc[hd_bpvpwvgnd_1 TAP_T3]4	sky130_td_sc[bd_ppvpwvgnd_1 Td $P_T300$
sc <mark>hd_b</mark> pvywvgnd_1 TA <u>P_12</u> 44	sky130_fd_sc $\begin{bmatrix} hd \\ hp up wwwgnd_1 \\ TA = 12 \\ 0 \end{bmatrix}$	sty130_tid_so https://www.und_1	$shy130_1d_sched_ppypwnynd_1$
sc[hd_havpwrygnd_1 Td[ <u>P_12]</u> 5	sky130_td_sc[ $nd_{15}$ ] sky13	sky130_fd_ss $hd$ _bpvpwvgnd_1	sky130_fd_sc[bd_pppwngnd_1 $T_{A}^{P_{1}}$
sc_hd_tbpvpwvgnd_1 T4P_T226	_	sky130_td_sc_hd_pprypwygnd_1 T4P_122	




### **Post Placement**

The below command is for viewing layout after placement. All the images after the below command are from what was generated during Placement. (base) badboy07@badboy07-VirtualBox:~/Desktop/OpenLane/designs/serv\_rf\_top/runs/ 11-08\_11-58/results/placement\$ magic -T /home/badboy07/Desktop/OpenLane/pdks/ope n\_pdks/sky130/libs.tech/magic/sky130.tech def read ../../tmp/merged.lef def read serv\_rf\_top.placement.def &

+
+== +++++++++++++++++++++++++++++++++++
8°°° 5°° 6°° 6°° 6°° 6°° 6°° 6°° 6°° 6°°
8 ° a 43 55° a 60° a 60° a 60° a 68° as 48° as 50° a 60° a 8 8° a 4° a 60° a 8 58° a 6° 50° a 68° a 6° 8° a 6° 8° a 88° a 6° 8° a 8° 8° a 6° 8° a 8° 8° a 8° 8° a 8° 8° a 8° 8° 8° 8° 8° 8° 8° 8° 8° 8° 8° 8° 8°
μ ο τ <sub>α</sub> στα απαγά του βαι του ματού το του από το του το προ το στου βατο του ματοβούνται το παριτικό το παβ
s a second a same a a sa sa sa sa sa sa a a a a a a a a
* 806 65 5 586 555 555 555 555 555 555 555 5
+ 20 % m a 28 % m a tea % a % a % a % a % a % a % a % a % a %
გი <sub>ლი</sub> გია ფ. ლა ლა ია ლააგა ააფავა აიფი ად დაავლია ადის და ფალი და და ფალა ად ალი და იაფი ია ადი ია ფალაი ფელი ფელი ფევი-
- ლა გოვა ვყა კა ფა გაავა აა ამტაოვა B ა იგვყა აათ, ტა აა ყავ აათ იავა აააათ ა ატატალაც ააცვა ა გა ატალატულიტვალი ა ც
≜*s# *s s = d = *s=*s*s dd*s dd*ss **ssads ds **d ss **ss ss *ss *ss *s*s d* ds*s*ss *d*s *ssdo bd***d s *bd- +ss #*ss*s s* B d*s *ss\$s B\$*s\$s * =ssd\$s *s* **s #*s #*s*ss *ss *ss *ss *ss *ss
<sup>1</sup> 20 29 29 29 20 20 20 20 20 20 20 20 20 20 20 20 20
8 46 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6
+ B + B + B + B + B + B + B + B + B + B
8 - 5 - 5 - 5 - 5 - 5 - 6 - 6 - 5 - 6 - 6
+ se mes e s m m m m m m m m m m m m m m
_ mis m m m m m s sense came m s s s m s m s sess con an m m m m m m m m m m m m m m m m m m
88 % ъ. •••.8 . 8 • ъ.ъ.•.8 • ъ.ъ.•.8 • . •# • 8 ## . 8 *•. ••
80 % # 68 20 % % 20 6 20 6 20 6 20 6 20 6 20 6 20
<sup>T</sup> 2068 620 620 620 200 206 206 206 600 206 600 206 206
+
- የሚገኙ እንደ መገኘ መንግ የሚገለው የሚያስት እንደ የሚገኘ የሚገኘ የሚገኘ የሚገኘ የሚገኘ የሚገኘ የሚገኘ የሚገኘ
, and a set of the set
+ Bred the server the server the server the server the server the server se
₽ a sa a a a a a a a a a a a a a a a a a
8 a a 8 a a 9 a a 8 a a 8 a a 8 a a 8 a a 8 a a 8 a a 8 a a 8 a a 8 a a 8 a a 6 a a 8 a a 8 a a 6 a a 9 a a 6 a • • • • • • • • • • • • • • • • • • •
+ no
1800 40 0 40 0 40 0 10 0 40 0 10 0 10 0
+ 50 B 56 B 56 B 56 C 5 B 56 C 5 C 5 B 5 B 5 B 5600 C 5 C 5 C 5 C 5 C 5 C 5 C 5 C 5 C 5 C
, as a sa a a a a a a a a a a a a a a a
_ aa maasaa maa aa
∑8 19 °m, 619 ω, 816 °m, 16 °m, 16 °m, 16 °m, 16 °m, 16 °m, 18
+
δ. • εξιέναι • ανι αλι την τελαβήληματα ανα ανατά ανα το του αυτό αυτό αυτό αυτό του το το του το το του το το + ε το από του το ανιταί του το το του το του το ανατά ανατά το του αυτό το του ανατί του το του το το του ανοτο
+ 6 6 66 66 6 6 6 6 6 6 6 6 6 6 6 6 6 6
86 6 6 666 6 6 6 6 7 7 6 6 6 6 6 7 7 7 7
b. • s. •s.d* s. 10 <sup>-</sup> d* d* •s.•b. 8 <sup>-</sup> 0 <sup>-</sup> 0 <sup>-</sup> 0 <sup>-</sup> 0 <sup>-</sup> 0 <sup>+</sup>
+ 5 · · · · · · · · · · · · · · · · · ·
8 6 5 a <sup>0</sup> s <sup>a</sup> h b <sup>a</sup> nda shi shi shi ah ba a ba b
+
чта стала стал

0,00 в 80 00 00 8 Bo de os -8 -. . . . ° - ° ° въ ~ · · · · о<sup>00</sup>о офр. 0 о 8 Фо о сер о 8 Фо Фо 8 о 18 о Сер . . . . . . . . . . . • æ ••• ••• 000 0000 m 00 . . m 80 <u>ہ</u> 8000 000 BP ₽ . . . ° o 8 o 8 9 ° 8 ° 4 ° θ.0 £ ° ° ° ° ° - 6- 6-0 - 6-000008 æ • *в* В 8... . 880.00 0 0.080 °8 ° oo ° . . 900 00 8 0 0 <sup>0</sup> • • 8 8 ъ о B 0.0 m. • B • в . <u>م</u>م . . . . . . . . - 8-n . . . . . . . . . 0 00 0 0 000 . ..... 0000 0000 . .. ...... 000 000 0 0 D ۰<sub>۰</sub>۹ Ъ та асо осо д<sub>ес</sub>а о село ода а от а В <del>~~~~</del> 0 .0 9 B0 B 00 000 в о m . 0 00 0 D EB D 0 00 0 serv rf t -----· · · · · · ₽oo °o₽ 8o œ ₽₽ o°₽ ° ∿o 8œ °oœ . . . . . . . . . . . . . m . . . . . . 0 00 .... . . . 840 6 6 8 ° 0 8 0 0°8 0° d° 08% 0 8 0 8 0 0 9 0 ъΒ a °°c° cta c°cti ° æ 9. o • 8 6 . . . . . ° m o 8° ° ° o m°o d° • ° ° o . -B 0 0 0 0 0 щь. . . . . . . . . . **B** D ° ° 8 8° ° ° ° ° • # 8 4 • 80 8 0 80 0 ь œР ₽ Pъ 8 ° B° o ° ® o ₽ <u>4</u>0 ш ф. ٥٩٠٥ 8 . 9 • • ------° & 00 ъ в в о оњ *в* њо **д** о<sub>о</sub> вр **₽**.₀° ₀₽ ъ æ • • • • • . . . - -----. . ... 0 0 ....... m ...B . · · · . 0 0 0080.00 Գ в 0 000 800 80 0 00 <u>-</u>В с . . . . 80 θ. 0 . 9 00 • • • 8 • • • • • ••••••• • • • ⁰₀ ୷ ₀ ୷∿ Б e٩ . ... -----0 0 00 . . . . . . . . . . . . . . . . . . . D 00 080°°°°°8°°°°°°°°°°°° ۵ Ъ ° 0 0 Po 866 o 0.00 ..... ..... ----






### Post CTS

The below command is for viewing layout after CTS. All the images after the below command are from what was generated during CTS.


(base) badboy07@badboy07-VirtualBox:~/Desktop/OpenLane/designs/serv\_rf\_top/runs/ 11-08\_11-58/results/cts\$ magic -T /home/badboy07/Desktop/OpenLane/pdks/open\_pdks /sky130/libs.tech/magic/sky130.tech def read ../../tmp/merged.lef def read serv\_ rf\_top.cts.def &

<sup>8</sup> <sup>8</sup> + 6 6 6 6 6 6 6 6 ъв • • + 8 8 • 8 + +80 0 აზიანა იადან არი აა ააბი ადა შა ზდიაანა ზაიან აა ანა შა იან ახა და ან ახა ახან ას ი ხანან არ ზანანანი. მაა ნან იად იაც ზანა მინ ანა განაან ზანანან და ან ან ბანანანა და ახა ნაზან დაა ხან ხანანხაზა ზა მაიახება. ზა 8 0 80 0 8 8 ∞ 8 + + " " " 6° 8 + ₩° 858500 5° 5° 05° 885 05° 055 888 888 888 8 1050 888 85° 85° 85° 58 88 80 5° 888 80 5° 8 + 5 5 5 m contrary and a second production and the state of the first • 8 • 8 • 8+ B B + 



. . . . . . . . . . . . . . . . . . . • # • ₽°°œ₽₽° °°°8°°°8°°8°°8°°8°°8°°8°°°8°°°8°°° •Bo Bo o B •• B o % ალი ავი ლი ლი ლიალი აი ალი ალი ალი ლი ლი ლი ლი ლი ლი ავი ალიავი ალი ლი ა ალი ალი ალი ლი ლი ლი ი აკლი გი, ი მხე ალ ავი მებაი ალი ლი ლი ლი ლი ლი ლი კი ტი ელი ელ მ ფ. ლი აკლი გი, ი მხე ალ ავი მებაი ალი ალი ლი ლი ლი ლი ლი ავი ალი ალ მ ლი კი ლი ლი აკი ლი ლი აკი ლი ლი აკი ლი ლი თ • • -----. . . . . . . . . °#°°° \$20° # #20° 20# 5 #28 #%° 5°# ° % 5 8 00 °°0<sup>#</sup> #2 5°8° 58 5°5°°° 88 5°5°°#° 58 55°°#° 8°8° 5°° 8° 8% 8°° # # 05°5° 

 روان من المراحية من المراحية الم مراحية المراحية المراحي المراحية المراحية المراحية المراحية المراحية المراحية المراحية المراحية ال مراحية المراحية المراحي مراحية المراحية المراحياليحي المراحيالية المراحية المراحية المراحية المراحية المراحية ъ а, о се, сто воо о но состо синавоо в о состо с но с но с но с но с восто с восто со сто с в то с в с с но вост ...... . . . . . . . . . , o o de o o a de oos a caracteria caracteria de contra contra contra contra contra de de contra de ser ser os os o do e a de oos a de oos os os de contra contra de contra de contra contra de de de contra de ser ser os os o o ser o ser a contra de de contra de de contra de contra de contra de contra de de de ser a contra de ser ser o PB 9 • Ք• . . . - - -. . . . . . . ..... ------




### **Post Routing**

The below command is for viewing layout after routing. All the images after the below command are from what was generated during Routing.



անաստություն, որություն, որություն, որություն, որություն, որություն, որություն, որություն, որություն, որություն ԱԴ՝ԳԺ ահ՝, որություն, որություն, որություն, որություն, որություն, որություն, որություն, որություն, որություն, որո ԱՅԴ ԲԺ ահ՝, որություն, որություն, որություն, որություն, որություն, որություն, որություն, որություն, որություն, ԱՅԴ ԲԺ ահ՝, որություն, որություն, որություն, որություն, որություն, որություն, որություն, որություն, որություն, աւաստունելու այստատուալլուները լարության օրաստուալելուն ուղեները գետելը գետ է այս ու առությունը ու արդերը, երա Յու հետք կարում էրերըները մինչըները ուղեներերը հայկերը, հետք էրերը գետքը, ուղեներին, արդերըները, ուղեներին, արդե Արդես գուկան ու հետքըները մինչըները կարության ուղեներին, ուղեները գետքը, ուղեներին, արդերըները, երերըները, հետքը Արդես գուկան այստատուալլլլերը, հետքը հայկերը, արդես երերը հետքըները ուղեները, ուղեները, հետքը, հետքըները հայկերը о андар аваато ₽°°~₽ ուտը կարդիրարու կերիքութի արդարութի ու արգուց ու անութիների ու արդարերին որ արդարությունը է որ հանրարերը է որ ա Առաների արդարութի հարդարութին ու արդարությունը է հանրարերին ու հարդարերին ու հարդարերին ու հերարերին է։ Արդարերը BB 8B օպես օ ԳեՆուա BAՆ ՆահԿԿԱԿԿԿԱՅՆՆՔԿՄա 8BԿՆՔ, օկա կեն մին 65 ԹՆՔ, ունք 85 աւհեւշեն ԴԿԿ օՆեն հեհեռա 8ես օպեթերնեց 6844 BPs, օա օրեսկ ուզ BBBՆՔ օՆա 8 հենչեւ եւ անաչեւ 8եւ սարօ 64 օկարօլ բա BBՆՆԸ օրըս օրկակաչենթեր բեւշեանա գեւ թեռնել եւ հետ հենջու գե ₩<u>\$\$\$</u>° °Maaas&#A&₽#& °\$\$° °BA\$° after a ան հետունները հետուններ արեններին, որ հնարկել է հետորությունը հետուները հետուները որ հետուները հետումը հետուները Առաջությունը հետուները հետունը հետունը, որ հնարրը հետուն էր ուրերը հետուները որոշ հետուները որոշատուները հետումը Առաջությունը հետուները հետուները հետունը հետոները է հետորությունը հետուների հետուները որոշատուները հետումը հետոն Առաջությունը հետուները հետուները հետունը հետոները է հետոները հետուների հետուների հետուները հետուները հետուները հ ս<sup>ա</sup>ւժ<sup>ու</sup>ս՝ Հասիս՝ Ժմսածել է ԿԿսԿՆԱսսևս<sup>ա</sup>ն՝ Նունս՝ Անանին է Ճան չԿ և Գրու Կաս ԿՀ անես Արհեննեննենները՝ Նուն Գանաս Գին չհան Գարտանես էն՝ Ժմսելի Դունս, Ժենքի Կանաս անշանն հանաս համան առնուն առան անշնանակ հանաստես՝ հետ հանասին հետ մաս հանաստատան հանաս հետ հանասին հանասնացնել ա ու հարցերությունը որուս ունել որ ունելու հարցերինը հերցինը հերցին, հերցին, հերցին, հերցինի են հերցին, հերցինը հե Ասեսինը հերցինը հերցինինինինը հերցինը հերցինը հերցինը հերցինը հերցինի հերցինի հերցինինինը հերցինինինը հերցինը հե Ասեսինը հերցինը հերցինինինը հերցինը հերցինը հերցինը հերցինը հերցինի հերցինի հերցինինը հերցինինինը հերցինը հերցին £₩ ≠ ა¤ ა° ა° ა° ა° ა° ა° ა° ა° ა° 3° a° 3° a B 8 P A A 's \$° "ANABASAN a° 3° a° 



┍┯━᠐⊞₩₽。。┯॰₩₩₿⁰₽₳₿。₩₠₳₽。?%₽ ₿₿₻₩₽₀₀₠₩°Ÿ₩。٩₀₩₩₩₩ ᢪ╸╸ᡛᡀ╸ᡛᡖᠲᠻᠻᡛᢁᡧᡀ᠂ᢍᢀᢀ᠖᠊ᢍᢁ᠃᠃ᠣᠣ᠃᠃᠃ᢁ᠊᠊ᡆ᠃ᢁ᠐᠁᠃ᢞᠻᢁ᠃ᢍᢁ᠙ᢁᢁᢁᢁ

_09028_			FILLER_72_402		_07096_			FILLER_72_412	
					_07000_	J			
	sky130_fd_sc_hdclkbuf_4			sky130_fd_sc_hddecap_6			sky130_fd_sc_hdclkbuf_4		sky130_fd_sc_hddecap_4
	_06484_			FILLER_71_403			_06230_		FILLER_71_415
	sky130_fd_sc_hd_decap_4		skykly808 <u>0 dtolsestruch d cikbulf</u> 416			sky130_fd_sc_hdnand3_2			sky130_fd_sc_hdbuf_4
	FILLER_69_396	FILLER_70_398	cl <u>kl</u> 0051 <u>8</u> 226_clk		FILLER_69_406	_08942_			_05706_
			I			1			


# Final GDSII layout

The below command is for opening the GDS file created.

(base) badboy07@badboy07-VirtualBox:~/Desktop/OpenLane/designs/serv\_rf\_top/runs/ 11-08\_11-58/results/klayout\$ klayout serv\_rf\_top.gds

The below layout was generated by Klayout tool

2000 1 2600 1 2000 10] 2000 10] 2000 10] Citta 14 1.19 E.S Signat 7] Sond S 864 đ 99 t [26] 00+ 27] 07[30] [8t[6] 2014 i di di NH H i ac 80+ 30+ 8+ 29] 200 t[23] Sond 1 Sond 1 Sond 1.1] 200at 29] **[00**] 2001<u>1</u>20] 2000 [-\*] 2000+[25] 







The below command is for opening the GDS file created.

(base) badboy07@badboy07-VirtualBox:~/Desktop/OpenLane/designs/serv\_rf\_top/runs/ 11-08\_11-58/results/klayout\$ klayout serv\_rf\_top.xor.gds

This is a layout with XOR design using Klayout tool





## **Inferences**

Thus we have designed and synthesized and perform physical design on SERV core design using Yosys and OpenLane flow. We have generated reports for area, power, delay and timing analysis and utilization statistics after each stage and we have also viewed each stage layout by Magic tool and GDSII layout by Klayout tool.