LibreSilicon's Standard Cell Library

Hagen Sankowski

February 10, 2018

Abstract

Copyright ©2018 CHIPFORGE.ORG. All rights reserved.

This process is licensed under the Libre Silicon public license; you can redistribute it and/or modify it under the terms of the Libre Silicon public license as published by the Libre Silicon alliance either version 2 of the License, or (at your option) any later version.

This design is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the Libre Silicon Public License for more details.

For further clarification consult the complete documentation of the process.

Table 1: Document Revision History


VERSION	DATE	DESCRIPTION	TRACKING NOTES
Draft 0.0	2018-02-01	START w/ empty document	-

0.1 CMOS in a nutshell

This basic initial project is dedicated to the CMOS Technology only and for this reason two types of metal-oxide-semiconductor field-effect transistors (MOS-FET) are required.


Historicaly, the first chips with MOSFETs on the mass market were p-channel MOSFETs in enhancement-mode.

Figure 1: enhancement-mode PMOS transistor use-case



The sectional view of a PMOS transistor in silicon is being shown below Historically later, faster chips with MOSFETs on the mass market were marked as n-channel MOSFETs in enhancement mode also.

Figure 2: enhancement-mode NMOS transistor use-case




The sectional view of a NMOS transistor in silicon is being shown here also. Both technologies, the older NMOS as the newer PMOS, have the same disadvantage. Every time, the transistor is switched on, the current between Drain and Source of the transistor is limited by the Resistor on Drain only. Higher currents here meaning higher power consumption for the chip where the transistors are integrated also. If the transistors are switched off, no currents flows between Drain and Source anymore, the power consumption of the chip also goes low.

Et violà, the US-Patent with Number 3356858¹changed the world and combines both technologies to the new complementary metal-oxide-semiconductor

(CMOS) technology. Instead of every transistor is working against a weak resistor, the transistor works against a complementary switched-off transistor. With the Eyes of our antecessor CMOS doubles the transistor count, but contemporary chips all are build in CMOS.

Figure 3: complementary PMOS and NMOS transistor couple use-case $\,$



The sectional view of a NMOS and PMOS transistors couple in silicon - building the CMOS technology - are being shown here also.

¹https://www.google.com/patents/US3356858

0.2 Design Decisions

0.3 Cell Descriptions


Cell

 $\mathbf{AND4}$ - a 4-input AND gate

Synopsys

 $\begin{array}{l} AND4(Z,\,D,\,C,\,B,\,A) \\ AND4(Z,\,D,\,C,\,B,\,A,\,Vdd,\,Gnd) \end{array}$

DESCRIPTION



TRUTH TABLE

Tal	ole 2	:Z =	= D	$\wedge C$	$\wedge B$	$\wedge A$
	D	С	В	A	Z	
	0	X	X	X	0	
	X	0	X	X	0	
	X	X	0	X	0	
	X	X	X	0	0	
	1	1	1	1	1	


USAGE FAN-IN / FAN-OUT LAYOUT FILES

 $\bf AO2111$ - a 2-1-1-1-input AND-OR gate

Synopsys

 $\begin{array}{l} AO2111(Z,\,D1,\,D0,\,C,\,B,\,A) \\ AO2111(Z,\,D1,\,D0,\,C,\,B,\,A,\,Vdd,\,Gnd) \end{array}$

DESCRIPTION



TRUTH TABLE

Table 3: $Z = (D1 \wedge D0) \vee C \vee B \vee A$

D1	D0	С	В	A	Z
0	X	0	0	0	0
0	X	1	X	X	1
0	X	X	1	X	1
0	X	X	X	1	1
X	0	0	0	0	0
X	0	1	X	X	1
X	0	X	1	X	1
X	0	X	X	1	1
1	1	X	X	X	1

USAGE FAN-IN / FAN-OUT LAYOUT FILES SEE ALSO


 $\rm AO3111$ - a 3-1-1-1-input AND-OR gate [Page 7]

 $\bf AO3111$ - a 3-1-1-1-input AND-OR gate

Synopsys

 $\begin{array}{l} AO3111(Z,\,D2,\,D1,\,D0,\,C,\,B,\,A) \\ AO3111(Z,\,D2,\,D1,\,D0,\,C,\,B,\,A,\,Vdd,\,Gnd) \end{array}$

DESCRIPTION



TRUTH TABLE

Table 4: $Z = (D2 \wedge D1 \wedge D0) \vee C \vee B \vee A$

D2	D1	D0	С	В	A	
0	X	X	0	0	0	0
0	X	X	1	X	X	1
0	X	X	X	1	X	1
0	X	X	X	X	1	1
X	0	X	0	0	0	0
X	0	X	1	X	X	1
X	0	X	X	1	X	1
X	0	X	X	X	1	1
X	X	0	0	0	0	0
X	X	0	1	X	X	1
X	X	0	X	1	X	1
X	X	0	X	X	1	1
1	1	1	X	X	X	1

USAGE
FAN-IN / FAN-OUT
LAYOUT
FILES
SEE ALSO


 $\rm AO2111$ - a 2-1-1-1-input AND-OR gate [Page 6]

 $\bf AOI21$ - a 2-1-input AND-OR-Invert gate

Synopsys

 $\begin{array}{l} {\rm AOI21(Z,\,B1,\,B0,\,A)} \\ {\rm AOI21(Z,\,B1,\,B0,\,A,\,Vdd,\,Gnd)} \end{array}$

DESCRIPTION



TRUTH TABLE

Table 5: $Z = \neg((B1 \land B0) \lor A)$

BI	B0	A	
0	X	0	1
1	1	X	0
X	0	0	1
X	X	1	0

USAGE FAN-IN / FAN-OUT LAYOUT FILES SEE ALSO


AOI31 - a 3-1-input AND-OR-Invert gate [Page 11]

 $\bf AOI211$ - a 2-1-1-input AND-OR-Invert gate

Synopsys

 $\begin{array}{l} AOI211(Z,\,C1,\,C0,\,B,\,A) \\ AOI211(Z,\,C1,\,C0,\,B,\,A,\,Vdd,\,Gnd) \end{array}$

DESCRIPTION



TRUTH TABLE

Table 6: $Z = \neg((C1 \land C0) \lor B \lor A)$

C1	C0	В	A	
0	X	0	0	1
1	1	X	X	0
X	0	0	0	1
X	X	1	X	0
X	X	X	1	0

USAGE

Fan-in / Fan-out

LAYOUT

FILES

See also


 $\rm AOI311$ - a 3-1-1-input AND-OR-Invert gate [Page 12]

 $\bf AOI22$ - a 2-2-input AND-OR-Invert gate

Synopsys

 $\begin{array}{l} {\rm AOI22(Z,\,B1,\,B0,\,A1,\,A0)} \\ {\rm AOI22(Z,\,B1,\,B0,\,A1,\,A0,\,Vdd,\,Gnd)} \end{array}$

DESCRIPTION



TRUTH TABLE

Table 7: $Z = \neg((B1 \land B0) \lor (A1 \land A0))$

B1	В0	A1	A0	
0	X	0	X	1
0	X	X	0	1
1	1	X	X	0
X	0	0	X	1
X	0	X	0	1
X	X	1	1	0

USAGE FAN-IN / FAN-OUT LAYOUT FILES

See also


 ${\rm AOI33}$ - a 3-3-input AND-OR-Invert gate [Page 14]

 $\bf AOI31$ - a 3-1-input AND-OR-Invert gate

Synopsys

 $\begin{array}{l} AOI31(Z,\,B2,\,B1,\,B0,\,A) \\ AOI31(Z,\,B2,\,B1,\,B0,\,A,\,Vdd,\,Gnd) \end{array}$

DESCRIPTION



TRUTH TABLE

Table 8: $Z = \neg((B2 \land B1 \land B0) \lor A)$

B2	B1	В0	A	\mathbf{Z}
0	X	X	0	1
1	1	1	X	0
X	0	X	0	1
X	X	0	0	1
X	X	X	1	0

USAGE
FAN-IN / FAN-OUT
LAYOUT
FILES
SEE ALSO


AOI21 - a 2-1-input AND-OR-Invert gate [Page 8]

 $\bf AOI311$ - a 3-1-1-input AND-OR-Invert gate

Synopsys

 $\begin{array}{l} {\rm AOI311(Z,\,C2,\,C1,\,C0,\,B,\,A)} \\ {\rm AOI311(Z,\,C2,\,C1,\,C0,\,B,\,A,\,Vdd,\,Gnd)} \end{array}$

DESCRIPTION



TRUTH TABLE

Table 9: $Z = \neg((C2 \land C1 \land C0) \lor B \lor A)$

C2	C1	C0	В	A	Z
0	X	X	0	0	1
1	1	1	X	X	0
X	0	X	0	0	1
X	X	0	0	0	1
X	X	X	1	X	0
X	X	X	X	1	0

USAGE FAN-IN / FAN-OUT LAYOUT FILES SEE ALSO


AOI211 - a 2-1-1-input AND-OR-Invert gate [Page 9]

 $\bf AOI32$ - a 3-2-input AND-OR-Invert gate

Synopsys

AOI32(Z, B2, B1, B0, A1, A0) AOI32(Z, B2, B1, B0, A1, A0, Vdd, Gnd)

DESCRIPTION



TRUTH TABLE

Table 10: $Z = \neg((B2 \land B1 \land B0) \lor (A1 \land A0))$

B2	B1	В0	A1	A0	Z
0	X	X	0	X	1
0	X	X	X	0	1
1	1	1	X	X	0
X	0	X	0	X	1
X	0	X	X	0	1
X	X	0	0	X	1
X	X	0	X	0	1
X	X	X	1	1	0

USAGE FAN-IN / FAN-OUT LAYOUT FILES SEE ALSO


 $\rm AOI22$ - a 2-2-input AND-OR-Invert gate [Page 10] AOI33 - a 3-3-input AND-OR-Invert gate [Page 14]

 $\bf AOI33$ - a 3-3-input AND-OR-Invert gate

Synopsys

AOI33(Z, B2, B1, B0, A2, A1, A0) AOI33(Z, B2, B1, B0, A2, A1, A0, Vdd, Gnd)

DESCRIPTION



TRUTH TABLE

Table 11: $Z = \neg((B2 \land B1 \land B0) \lor (A2 \land A1 \land A0))$

B2	В1	В0	A2	A1	A0	Z
0	X	X	0	X	X	1
0	X	X	X	0	X	1
0	X	X	X	X	0	1
1	1	1	X	X	X	0
X	0	X	0	X	X	1
X	0	X	X	0	X	1
X	0	X	X	X	0	1
X	X	0	0	X	X	1
X	X	0	X	0	X	1
X	X	0	X	X	0	1
X	X	X	1	1	1	0

USAGE
FAN-IN / FAN-OUT
LAYOUT
FILES
SEE ALSO

 $\rm AOI22$ - a 2-2-input AND-OR-Invert gate [Page 10] AOI32 - a 3-2-input AND-OR-Invert gate [Page 13]


 Cell

 $\mathbf{EQ2}$ - a 2-input Equality (or XNOR) gate

Synopsys

 $\begin{array}{l} EQ2(Z,\,B,\,A) \\ EQ2(Z,\,B,\,A,\,Vdd,\,Gnd) \end{array}$

DESCRIPTION



TRUTH TABLE

Table 12: $Z = \neg (B \oplus A)$

В	A	\mathbb{Z}	
0	0	1	
0	1	0	
1	0	0	
1	1	1	

USAGE
FAN-IN / FAN-OUT
LAYOUT
FILES
SEE ALSO


XOR2 - a 2-input Exclusive-OR (or XOR) gate [Page 28]


 ${\bf NAND2}$ - a 2-input Not-AND (or NAND) gate

Synopsys

 $\begin{array}{l} NAND2(Z,\,B,\,A) \\ NAND2(Z,\,B,\,A,\,Vdd,\,Gnd) \end{array}$

DESCRIPTION





TRUTH TABLE

Table 13:
$$Z = \neg (B \land A)$$

$$\begin{array}{c|c}
B & A & Z
\end{array}$$

ъ	A	L
0	X	1
1	1	0
X	0	1

USAGE FAN-IN / FAN-OUT LAYOUT FILES SEE ALSO

NAND3 - a 3-input Not-AND (or NAND) gate [Page 17]


 ${\bf NAND3}$ - a 3-input Not-AND (or NAND) gate

Synopsys

 $\begin{array}{l} NAND3(Z,\,C,\,B,\,A) \\ NAND3(Z,\,C,\,B,\,A,\,Vdd,\,Gnd) \end{array}$

DESCRIPTION

Figure 17: Circuit C $\stackrel{\circ}{\longrightarrow}$ B $\stackrel{\circ}{\longrightarrow}$ Z A $\stackrel{\circ}{\longrightarrow}$



TRUTH TABLE

USAGE FAN-IN / FAN-OUT LAYOUT FILES SEE ALSO

NAND2 - a 2-input Not-AND (or NAND) gate [Page 16]


 Cell

 $\bf NOR2$ - a 2-input Not-OR (or NOR) gate

Synopsys

 $\begin{array}{l} NOR2(Z,\,B,\,A) \\ NOR2(Z,\,B,\,A,\,Vdd,\,Gnd) \end{array}$

DESCRIPTION



TRUTH TABLE

Table	15:	Z =	$\neg (B$	$(\lor A)$
	В	A	Z	
	0	0	1	
	1	X	0	
	X	1	0	

USAGE
FAN-IN / FAN-OUT
LAYOUT
FILES
SEE ALSO

 $\rm NOR3$ - a 3-input Not-OR (or NOR) gate [Page 19]


 Cell

 $\bf NOR3$ - a 3-input Not-OR (or NOR) gate

Synopsys

 $\begin{array}{l} NOR3(Z,\,C,\,B,\,A) \\ NOR3(Z,\,C,\,B,\,A,\,Vdd,\,Gnd) \end{array}$

DESCRIPTION



TRUTH TABLE

Table	16:	Z =	$\neg(C$	$\lor B$	$(\vee A)$
	С	В	A	Z	
	0	0	0	1	
	1	X	X	0	
	X	1	X	0	

0

Χ

USAGE
FAN-IN / FAN-OUT
LAYOUT
FILES
SEE ALSO


NOR2 - a 2-input Not-OR (or NOR) gate [Page 18]

 $\mathbf{OA2111}$ - a 2-1-1-1-input OR-AND gate

Synopsys

 $\begin{array}{l} {\rm OA2111(Z,\,D1,\,D0,\,C,\,B,\,A)} \\ {\rm OA2111(Z,\,D1,\,D0,\,C,\,B,\,A,\,Vdd,\,Gnd)} \end{array}$

DESCRIPTION



TRUTH TABLE

Table 17: $Z = (D1 \lor D0) \land C \land B \land A$

Į	D1	D0	С	В	A	\mathbf{Z}
ĺ	0	0	X	X	X	0
ĺ	1	X	1	1	1	1
ĺ	X	1	1	1	1	1
ĺ	X	X	0	X	X	0
ĺ	X	X	X	0	X	0
	X	X	X	X	0	0

USAGE FAN-IN / FAN-OUT LAYOUT

FILES

See also


 $\operatorname{OA3111}$ - a 3-1-1-1-input AND-OR gate [Page 21]

 $\mathbf{OA3111}$ - a 3-1-1-1-input OR-AND gate

Synopsys

 $\begin{array}{l} {\rm OA3111(Z,\,D2,\,D1,\,D0,\,C,\,B,\,A)} \\ {\rm OA3111(Z,\,D2,\,D1,\,D0,\,C,\,B,\,A,\,Vdd,\,Gnd)} \end{array}$

DESCRIPTION



TRUTH TABLE

Table 18: $Z = (D2 \lor D1 \lor D0) \land C \land B \land A$

D2	D1	D0	С	В	A	Z
0	0	0	X	X	X	0
1	X	X	1	1	1	1
X	1	X	1	1	1	1
X	X	1	1	1	1	1
X	X	X	0	X	X	0
X	X	X	X	0	X	0
X	X	X	X	X	0	0

USAGE FAN-IN / FAN-OUT LAYOUT FILES

See also


 $\mathrm{OA2111}$ - a 2-1-1-1-input AND-OR gate [Page 20]

 $\mathbf{OAI21}$ - a 2-1-input OR-AND-Invert gate

Synopsys

 $\begin{array}{l} {\rm OAI21(Z,\,B1,\,B0,\,A)} \\ {\rm OAI21(Z,\,B1,\,B0,\,A,\,Vdd,\,Gnd)} \end{array}$

DESCRIPTION



TRUTH TABLE

0	X	1
X	1	0
1	1	0
X	0	1
	0 X 1 X	0 X X 1 1 1 X 0

USAGE FAN-IN / FAN-OUT LAYOUT FILES SEE ALSO


OAI31 - a 3-1-input OR-AND-Invert gate [Page 24]

 $\mathbf{OAI22}$ - a 2-2-input OR-AND-Invert gate

Synopsys

 $\begin{array}{l} {\rm OAI22(Z,\,B1,\,B0,\,A1,\,A0)} \\ {\rm OAI22(Z,\,B1,\,B0,\,A1,\,A0,\,Vdd,\,Gnd)} \end{array}$

DESCRIPTION



TRUTH TABLE

Table 20: $Z = \neg((B1 \lor B0) \land (A1 \lor A0))$

B1	В0	A1	A0	Z
0	0	X	X	1
1	X	1	X	0
1	X	X	1	0
X	1	1	X	0
X	1	X	1	0
X	X	0	0	1

USAGE FAN-IN / FAN-OUT LAYOUT

FILES

See also


OAI32 - a 3-2-input OR-AND-Invert gate [Page 25] OAI33 - a 3-3-input OR-AND-Invert gate [Page 26]

 $\mathbf{OAI31}$ - a 3-1-input OR-AND-Invert gate

Synopsys

OAI31(Z, B2, B1, B0, A) OAI31(Z, B2, B1, B0, A, Vdd, Gnd)

DESCRIPTION



TRUTH TABLE

Table 21: $Z = \neg((B2 \lor B1 \lor B0) \land A)$

B2	B1	В0	A	Z
0	0	0	X	1
1	X	X	1	0
X	1	X	1	0
X	X	1	1	0
X	X	X	0	1

USAGE
FAN-IN / FAN-OUT
LAYOUT
FILES
SEE ALSO


 $\mbox{OAI21}$ - a 2-1-input OR-AND-Invert gate [Page 22]

 $\mathbf{OAI32}$ - a 3-2-input AND-OR-Invert gate

Synopsys

OAI32(Z, B2, B1, B0, A1, A0) OAI32(Z, B2, B1, B0, A1, A0, Vdd, Gnd)

DESCRIPTION



TRUTH TABLE

Table 22: $Z = \neg((B2 \lor B1 \lor B0) \land (A1 \lor A0))$

B2	B1	В0	A1	A0	Z
0	0	0	X	X	1
1	X	X	1	X	0
1	X	X	X	1	0
X	1	X	1	X	0
X	1	X	X	1	0
X	X	1	1	X	0
X	X	1	X	1	0
X	X	X	0	0	1

USAGE FAN-IN / FAN-OUT LAYOUT FILES SEE ALSO


 ${\rm OAI22}$ - a 2-2-input AND-OR-Invert gate [Page 23] ${\rm OAI33}$ - a 3-3-input AND-OR-Invert gate [Page 26]

 $\mathbf{OAI33}$ - a 3-3-input AND-OR-Invert gate

Synopsys

OAI33(Z, B2, B1, B0, A2, A1, A0) OAI33(Z, B2, B1, B0, A2, A1, A0, Vdd, Gnd)

DESCRIPTION



TRUTH TABLE

Table 23: $Z = \neg((B2 \lor B1 \lor B0) \land (A2 \lor A1 \lor A0))$

B2	В1	В0	A2	A1	A0	Z
0	0	0	X	X	X	1
1	X	X	1	X	X	0
1	X	X	X	1	X	0
1	X	X	X	X	1	0
X	1	X	1	X	X	0
X	1	X	X	1	X	0
X	1	X	X	X	1	0
X	X	1	1	X	X	0
X	X	1	X	1	X	0
X	X	1	X	X	1	0
X	X	X	0	0	0	1

USAGE
FAN-IN / FAN-OUT
LAYOUT
FILES
SEE ALSO

OAI22 - a 2-2-input AND-OR-Invert gate [Page 23] OAI32 - a 3-2-input AND-OR-Invert gate [Page 25]

 Cell


 $\mathbf{OR4}$ - a 4-input OR gate

Synopsys

 $\begin{array}{l} \mathrm{OR4(Z,\,D,\,C,\,B,\,A)} \\ \mathrm{OR4(Z,\,D,\,C,\,B,\,A,\,Vdd,\,Gnd)} \end{array}$

DESCRIPTION

Figure 28: Circuit



TRUTH TABLE

Table 24: $Z = D \lor C \lor B \lor A$

D	С	В	A	Z	
0	0	0	0	0	
1	X	X	X	1	
X	1	X	X	1	
X	X	1	X	1	
X	X	X	1	1	


USAGE FAN-IN / FAN-OUT LAYOUT FILES Cell

 $\mathbf{XOR2}$ - a 2-input Exclusive-OR (or XOR) gate

Synopsys

 $\begin{array}{l} XOR2(Z,\,B,\,A) \\ XOR2(Z,\,B,\,A,\,Vdd,\,Gnd) \end{array}$

DESCRIPTION



TRUTH TABLE

Tab	le 25	: Z :	= B	$\oplus A$
	В	A	Z	
	0	0	0	
	0	1	1	
	1	0	1	
	1	1	0	

USAGE FAN-IN / FAN-OUT LAYOUT FILES SEE ALSO

 $\mathrm{EQ}2$ - a 2-input Equality (or XNOR) gate [Page 15]