# LibreSilicon's Standard Cell Library

### Hagen Sankowski

February 5, 2018

### Abstract

Copyright ©2018 CHIPFORGE.ORG. All rights reserved. This process is licensed under the Libre Silicon public license; you can redistribute it and/or modify it under the terms of the Libre Silicon public license as published by the Libre Silicon alliance either version 2 of the License, or (at your option) any

later version.

This design is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the Libre Silicon Public License for more details.

For further clarification consult the complete documentation of the process.

Table 1: Document Revision History


VERSION	DATE	DESCRIPTION	TRACKING NOTES
Draft 0.0	2018-02-01	START w/ empty document	-

### 1 CMOS in a nutshell

This basic initial project is dedicated to the CMOS Technology only and for this reason two types of metal–oxide–semiconductor field-effect transistors (MOS-FET) are required.


Historicaly, the first chips with MOSFETs on the mass market were p-channel MOSFETs in enhancement-mode.

Figure 1: enhancement-mode PMOS transistor use-case



The sectional view of a PMOS transistor in silicon is being shown below Historically later, faster chips with MOSFETs on the mass market were marked as n-channel MOSFETs in enhancement mode also.

Figure 2: enhancement-mode NMOS transistor use-case




The sectional view of a NMOS transistor in silicon is being shown here also. Both technologies, the older NMOS as the newer PMOS, have the same disadvantage. Every time, the transistor is switched on, the current between Drain and Source of the transistor is limited by the Resistor on Drain only. Higher currents here meaning higher power consumption for the chip where the transistors are integrated also. If the transistors are switched off, no currents flows between Drain and Source anymore, the power consumption of the chip also goes low.

Et violà, the US-Patent with Number 3356858¹changed the world and combines both technologies to the new complementary metal-oxide-semiconductor

(CMOS) technology. Instead of every transistor is working against a weak resistor, the transistor works against a complementary switched-off transistor. With the Eyes of our antecessor CMOS doubles the transistor count, but contemporary chips all are build in CMOS.

Figure 3: complementary PMOS and NMOS transistor couple use-case  $\,$ 



The sectional view of a NMOS and PMOS transistors couple in silicon - building the CMOS technology - are being shown here also.

<sup>&</sup>lt;sup>1</sup>https://www.google.com/patents/US3356858

2 Design Decisions

## 3 Cell Descriptions


Cell

 $\mathbf{AND4}$  - a 4-input AND gate

Synopsys

 $\begin{array}{l} AND4(Z,\,D,\,C,\,B,\,A) \\ AND4(Z,\,D,\,C,\,B,\,A,\,Vdd,\,Gnd) \end{array}$ 

DESCRIPTION



TRUTH TABLE

Table 2:  $Z = D \wedge C \wedge B \wedge A$ 

D	С	В	A	
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

USAGE FAN-IN / FAN-OUT LAYOUT FILES


### Cell

 $\mathbf{AO2111}$  - a 2-1-1-1-input AND-OR gate

### Synopsys

AO2111(Z, D1, D0, C, B, A) AO2111(Z, D1, D0, C, B, A, Vdd, Gnd)

### DESCRIPTION



#### TRUTH TABLE

USAGE
FAN-IN / FAN-OUT
LAYOUT
FILES
SEE ALSO

AO3111 - a 3-1-1-1-input AND-OR gate [Page ??] AO3211 - a 3-2-1-1-input AND-OR gate [Page ??] AO3221 - a 3-2-2-1-input AND-OR gate [Page ??] AO3222 - a 3-2-2-input AND-OR gate [Page ??] AO3311 - a 3-3-1-1-input AND-OR gate [Page ??] AO3321 - a 3-3-2-1-input AND-OR gate [Page ??] AO3331 - a 3-3-3-1-input AND-OR gate [Page ??] AO3332 - a 3-3-3-2-input AND-OR gate [Page ??] AO3333 - a 3-3-3-input AND-OR gate [Page ??] AO4111 - a 4-1-1-1-input AND-OR gate [Page ??] AO4211 - a 4-2-1-1-input AND-OR gate [Page ??] AO4221 - a 4-2-2-1-input AND-OR gate [Page ??] AO4222 - a 4-2-2-2-input AND-OR gate [Page ??] AO4311 - a 4-3-1-1-input AND-OR gate [Page ??] AO4321 - a 4-3-2-1-input AND-OR gate [Page ??] AO4322 - a 4-3-2-2-input AND-OR gate [Page ??] AO4331 - a 4-3-3-1-input AND-OR gate [Page ??] AO4332 - a 4-3-3-2-input AND-OR gate [Page ??] AO4333 - a 4-3-3-3-input AND-OR gate [Page ?? AO4411 - a 4-4-1-1-input AND-OR gate [Page ??] AO4421 - a 4-4-2-1-input AND-OR gate [Page ??] AO4431 - a 4-4-3-1-input AND-OR gate [Page ??]

```
AO4441 - a 4-4-4-1-input AND-OR gate [Page ??] AO4442 - a 4-4-4-2-input AND-OR gate [Page ??] AO4443 - a 4-4-4-3-input AND-OR gate [Page ??] AO4444 - a 4-4-4-input AND-OR gate [Page ??]
```

Table 3:  $Z = (D1 \wedge D0) \vee C \vee B \vee A$ 


ie 3: .		$O1 \wedge$		VC	$\vee B$
D1	D0	С	В	A	Z
0	0	0	0	0	0
0	0	0	0	1	1
0	0	0	1	0	1
0	0	0	1	1	1
0	0	1	0	0	1
0	0	1	0	1	1
0	0	1	1	0	1
0	0	1	1	1	1
0	1	0	0	0	0
0	1	0	0	1	1
0	1	0	1	0	1
0	1	0	1	1	1
0	1	1	0	0	1
0	1	1	0	1	1
0	1	1	1	0	1
0	1	1	1	1	1
1	0	0	0	0	0
1	0	0	0	1	1
1	0	0	1	0	1
1	0	0	1	1	1
1	0	1	0	0	1
1	0	1	0	1	1
1	0	1	1	0	1
1	0	1	1	1	1
1	1	0	0	0	1
1	1	0	0	1	1
1	1	0	1	0	1
1	1	0	1	1	1
1	1	1	0	0	1
1	1	1	0	1	1
1	1	1	1	0	1
1	1	1	1	1	1

 $\mathbf{EQ2}$  - a 2-input Equality (or XNOR) gate

Synopsys

 $\begin{array}{l} EQ2(Z,\,B,\,A) \\ EQ2(Z,\,B,\,A,\,Vdd,\,Gnd) \end{array}$ 

DESCRIPTION



TRUTH TABLE

Table	e 4: .	$Z = \frac{1}{2}$	$\neg (B$	$\oplus A)$
	В	A	Z	
	0	0	1	
	0	1	0	
	1	0	0	
	1	1	1	

USAGE
FAN-IN / FAN-OUT
LAYOUT
FILES
SEE ALSO

XOR2 - a 2-input Exclusive-OR (or XOR) gate [Page 16]


Cell


 ${\bf NAND2}$  - a 2-input Not-AND (or NAND) gate

Synopsys

 $\begin{array}{l} NAND2(Z,\,B,\,A) \\ NAND2(Z,\,B,\,A,\,Vdd,\,Gnd) \end{array}$ 

DESCRIPTION





TRUTH TABLE

1

0

USAGE FAN-IN / FAN-OUT LAYOUT FILES SEE ALSO


 $\operatorname{NAND3}$  - a 3-input Not-AND (or NAND) gate [Page 11]


 ${\bf NAND3}$  - a 3-input Not-AND (or NAND) gate

Synopsys

 $\begin{array}{l} NAND3(Z,\,C,\,B,\,A) \\ NAND3(Z,\,C,\,B,\,A,\,Vdd,\,Gnd) \end{array}$ 

DESCRIPTION





TRUTH TABLE

Table 6:  $Z = \neg (C \land B \land A)$ 

	В	Α	Z
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

USAGE FAN-IN / FAN-OUT LAYOUT FILES SEE ALSO


 $\operatorname{NAND2}$  - a 2-input Not-AND (or NAND) gate [Page 10]

 $\bf NOR2$  - a 2-input Not-OR (or NOR) gate

Synopsys

 $\begin{array}{l} NOR2(Z,\,B,\,A) \\ NOR2(Z,\,B,\,A,\,Vdd,\,Gnd) \end{array}$ 

DESCRIPTION



TRUTH TABLE

Table	e 7:	Z =	$\neg (B$	$\vee A)$
	В	A	Z	
	0	0	1	
	0	1	0	
	1	0	0	
	1	1	0	

USAGE FAN-IN / FAN-OUT LAYOUT FILES SEE ALSO


NOR3 - a 3-input Not-OR (or NOR) gate [Page 14]

 $\bf NOR3$  - a 3-input Not-OR (or NOR) gate

Synopsys

 $\begin{array}{l} NOR3(Z,\,C,\,B,\,A) \\ NOR3(Z,\,C,\,B,\,A,\,Vdd,\,Gnd) \end{array}$ 

DESCRIPTION



TRUTH TABLE

Table 8:  $Z = \neg(C \lor B \lor A)$ 

С	В	A	Z	
0	0	0	1	
0	0	1	0	
0	1	0	0	
0	1	1	0	
1	0	0	0	
1	0	1	0	
1	1	0	0	
1	1	1	0	

USAGE FAN-IN / FAN-OUT LAYOUT FILES SEE ALSO

NOR2 - a 2-input Not-OR (or NOR) gate [Page 13]


 $\mathbf{OR4}$  - a 4-input OR gate

Synopsys

 $\begin{array}{l} \mathrm{OR4(Z,\,D,\,C,\,B,\,A)} \\ \mathrm{OR4(Z,\,D,\,C,\,B,\,A,\,Vdd,\,Gnd)} \end{array}$ 

DESCRIPTION

Figure 13: Circuit



TRUTH TABLE

Table 9:  $Z = D \lor C \lor B \lor A$ 

$\Box$	$^{\rm C}$	В	A	
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1


USAGE FAN-IN / FAN-OUT LAYOUT FILES

 $\mathbf{XOR2}$  - a 2-input Exclusive-OR (or XOR) gate

Synopsys

 $\begin{array}{l} XOR2(Z,\,B,\,A) \\ XOR2(Z,\,B,\,A,\,Vdd,\,Gnd) \end{array}$ 

DESCRIPTION



TRUTH TABLE

Tab	le 10	: Z :	= B	$\oplus A$
	В	A	Z	
	0	0	0	
	0	1	1	
	1	0	1	
	1	1	0	

USAGE FAN-IN / FAN-OUT LAYOUT FILES SEE ALSO

 $\mathrm{EQ}2$  - a 2-input Equality (or XNOR) gate [Page 9]