LibreSilicon's Standard Cell Library

Hagen Sankowski

January 25, 2019

Abstract

Copyright ©2018 CHIPFORGE.ORG. All rights reserved.

This process is licensed under the Libre Silicon public license; you can redistribute it and/or modify it under the terms of the Libre Silicon public license as published by the Libre Silicon alliance either version 2 of the License, or (at your option) any later version.

This design is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the Libre Silicon Public License for more details.

For further clarification consult the complete documentation of the process.

Document Revision History

VERSION	DATE	DESCRIPTION	TRACKING NOTES
Draft 0.0	2018-02-01	START with empty document, ADD many cells	-


Contents

1 CMOS in a nutshell

This basic initial project is dedicated to the CMOS Technology only and for this reason two types of metal-oxide-semiconductor field-effect transistors (MOSFET) are required.

Historicaly, the first chips with MOSFETs on the mass market were p-channel MOSFETs in enhancement-mode.


enhancement-mode PMOS transistor use-case



The sectional view of a PMOS transistor in silicon is being shown below

Historically later, faster chips with MOSFETs on the mass market were marked as n-channel MOSFETs in enhancement mode also.

enhancement-mode NMOS transistor use-case




The sectional view of a NMOS transistor in silicon is being shown here also.

Both technologies, the older NMOS as the newer PMOS, have the same disadvantage. Every time, the transistor is switched on, the current between Drain and Source of the transistor is limited by the Resistor on Drain only. Higher currents here meaning higher power consumption for the chip where the transistors are integrated also. If the transistors are switched off, no currents flows between Drain and Source anymore, the power consumption of the chip also goes low.

Et violà, the US-Patent with Number 3356858¹changed the world and combines both technologies to the new complementary metal-oxide-semiconductor (CMOS) technology. Instead of every transistor is working against a weak resistor, the transistor works against a complementary switched-off transistor. With the Eyes of our antecessor CMOS doubles the transistor count, but contemporary chips all are build in CMOS.

complementary PMOS and NMOS transistor couple use-case



The sectional view of a NMOS and PMOS transistors couple in silicon - building the CMOS technology - are being shown here also.

¹https://www.google.com/patents/US3356858

2 Logical Cells


2.1 AND4 - a 4-input AND gate

Synopsys


AND4 (Z Y Y D C B A)

Description

Circuit



Schematic (one stage, $1T_p/4T_n$ stacked, 10T total)



Truth Table

$$Z = D \cdot C \cdot B \cdot A$$

D	С	В	A	Z
0	X	X	X	0
X	0	X	X	0
X	X	0	X	0
X	X	X	0	0
1	1	1	1	1

Usage

Fan-in / Fan-out

Layout

Files

See also

 $\operatorname{NAND3}$ - a 3-input Not-AND (or NAND) gate


Cell

AO2111 - a 2-1-1-1-input AND-OR gate

Synopsys

AO2111(Z, D1, D0, C, B, A)

Description



A 0-

Truth Table

$$Z = (D1 \wedge D0) \vee C \vee B \vee A$$

D1	D0	С	В	A	Z
0	X	0	0	0	0
0	X	1	X	X	1
0	X	X	1	X	1
0	X	X	X	1	1
X	0	0	0	0	0
X	0	1	X	X	1
X	0	X	1	X	1
X	0	X	X	1	1
1	1	X	X	X	1

Usage

Fan-in / Fan-out

Layout

Files

See also

 $\rm AO3111$ - a 3-1-1-1-input AND-OR gate

Cell


 $\bf AO3111$ - a 3-1-1-1-input AND-OR gate

Synopsys

AO3111(Z, D2, D1, D0, C, B, A)

Description

Circuit



D2	D1	D0	С	В	A	Z
0	X	X	0	0	0	0
0	X	X	1	X	X	1
0	X	X	X	1	X	1
0	X	X	X	X	1	1
X	0	X	0	0	0	0
X	0	X	1	X	X	1
X	0	X	X	1	X	1
X	0	X	X	X	1	1
X	X	0	0	0	0	0
X	X	0	1	X	X	1
X	X	0	X	1	X	1
X	X	0	X	X	1	1
1	1	1	X	X	X	1

Truth Table

$$Z = (D2 \wedge D1 \wedge D0) \vee C \vee B \vee A$$

Usage

Fan-in / Fan-out

Layout

Files

See also

 $\rm AO2111$ - a 2-1-1-1-input AND-OR gate


2.2 AOI21 - a 2-1-input AND-OR-Invert gate

Synopsys


AOI21 (Y B1 B A)

Description





Schematic (one stage, $2T_p/2T_n$ stacked, 6T total)



Truth Table

$$Z = \neg((B1 \land B0) \lor A)$$

B1	В0	A	Z
0	X	0	1
1	1	X	0
X	0	0	1
X	X	1	0

Usage

Fan-in / Fan-out

Layout

Files

See also

AOI31 - a 3-1-input AND-OR-Invert gate


Cell

 $\bf AOI22$ - a 2-2-input AND-OR-Invert gate


Synopsys

AOI22(Z, B1, B0, A1, A0)

Description



Schematic (one stage, $2T_p/2T_n$ stacked, 8T total)



Truth Table

$$Z = \neg((B1 \land B0) \lor (A1 \land A0))$$

B1	В0	A1	A0	Z
0	X	0	X	1
0	X	X	0	1
1	1	X	X	0
X	0	0	X	1
X	0	X	0	1
X	X	1	1	0

Usage

Fan-in / Fan-out

Layout

Files

See also

AOI33 - a 3-3-input AND-OR-Invert gate


2.3 AOI31 - a 3-1-input AND-OR-Invert gate

Synopsys


AOI31 (Y B2 B1 B A)

Description

Circuit



Schematic (one stage, $2T_p/3T_n$ stacked, 8T total)



Truth Table

$$Z = \neg((B2 \land B1 \land B0) \lor A)$$

B2	B1	В0	A	\mathbf{Z}
0	X	X	0	1
1	1	1	X	0
X	0	X	0	1
X	X	0	0	1
X	X	X	1	0

Usage

Fan-in / Fan-out

Layout

Files

See also

AOI21 - a 2-1-input AND-OR-Invert gate


Cell

AOI32 - a 3-2-input AND-OR-Invert gate


Synopsys

AOI32(Z, B2, B1, B0, A1, A0)

Description



Schematic (one stage, $2T_p/3T_n$ stacked, 10T total)



Truth Table

$$Z = \neg((B2 \land B1 \land B0) \lor (A1 \land A0))$$

B2	B1	В0	A1	A0	\mathbf{Z}
0	X	X	0	X	1
0	X	X	X	0	1
1	1	1	X	X	0
X	0	X	0	X	1
X	0	X	X	0	1
X	X	0	0	X	1
X	X	0	X	0	1
X	X	X	1	1	0

Usage

Fan-in / Fan-out

Layout

Files

See also

AOI22 - a 2-2-input AND-OR-Invert gate AOI33 - a 3-3-input AND-OR-Invert gate


Cell

AOI33 - a 3-3-input AND-OR-Invert gate


Synopsys

AOI33(Z, B2, B1, B0, A2, A1, A0)

Description



Schematic (one stage, $2T_p/3T_n$ stacked, 12T total)



Truth Table

$$Z = \neg((B2 \land B1 \land B0) \lor (A2 \land A1 \land A0))$$

Usage

Fan-in / Fan-out

Layout

Files

B2	В1	В0	A2	A1	A0	Z
0	X	X	0	X	X	1
0	X	X	X	0	X	1
0	X	X	X	X	0	1
1	1	1	X	X	X	0
X	0	X	0	X	X	1
X	0	X	X	0	X	1
X	0	X	X	X	0	1
X	X	0	0	X	X	1
X	X	0	X	0	X	1
X	X	0	X	X	0	1
X	X	X	1	1	1	0

See also

AOI22 - a 2-2-input AND-OR-Invert gate AOI32 - a 3-2-input AND-OR-Invert gate


Cell

AOI211 - a 2-1-1-input AND-OR-Invert gate


Synopsys

 $AOI211(Z,\,C1,\,C0,\,B,\,A)$

Description



Schematic (one stage, $3T_p/2T_n$ stacked, 8T total)



Truth Table

$$Z = \neg((C1 \land C0) \lor B \lor A)$$

C1	C0	В	A	Z
0	X	0	0	1
1	1	X	X	0
X	0	0	0	1
X	X	1	X	0
X	X	X	1	0

Usage

Fan-in / Fan-out

Layout

Files

See also

AOI311 - a 3-1-1-input AND-OR-Invert gate


 \mathbf{Cell}

 $\bf AOI221$ - a 2-2-1-input AND-OR-Invert gate


Synopsys

AOI221(Z, C1, C0, B1, B0, A)

Description



Schematic (one stage, $3T_p/2T_n$ stacked, 10T total)



Truth Table

$$Z = \neg((C1 \land C0) \lor (B1 \land B0) \lor A)$$

C1	C0	В1	В0	A	\mathbb{Z}
0	X	0	X	0	1
0	X	X	0	0	1
1	1	X	X	X	0
X	0	0	X	0	1
X	0	X	0	0	1
X	X	1	1	X	0
X	X	X	X	1	0

Usage

Fan-in / Fan-out

Layout

Files

See also

 ${\rm AOI321}$ - a 3-2-1-input AND-OR-Invert gate ${\rm AOI331}$ - a 3-3-1-input AND-OR-Invert gate


Cell

AOI222 - a 2-2-2-input AND-OR-Invert gate

Synopsys

AOI222(Z, C1, C0, B1, B0, A1, A0)

Description




Schematic (one stage, $3T_p/2T_n$ stacked, 12T total)

Truth Table

$$Z = \neg((C1 \land C0) \lor (B1 \land B0) \lor (A1 \land A0))$$

Usage

Fan-in / Fan-out



C1	C0	B1	В0	A1	A0	Z
0	X	0	X	0	X	1
0	X	0	X	X	0	1
0	X	X	0	0	X	1
0	X	X	0	X	0	1
1	1	X	X	X	X	0
X	0	0	X	0	X	1
X	0	0	X	X	0	1
X	0	X	0	0	X	1
X	0	X	0	X	0	1
X	X	1	1	X	X	0
X	X	X	X	1	1	0

Layout

Files

See also

AOI322 - a 3-2-2-input AND-OR-Invert gate AOI332 - a 3-3-2-input AND-OR-Invert gate AOI333 - a 3-3-3-input AND-OR-Invert gate


Cell


AOI311 - a 3-1-1-input AND-OR-Invert gate

Synopsys

AOI311(Z, C2, C1, C0, B, A)

Description





Truth Table

$$Z = \neg((C2 \land C1 \land C0) \lor B \lor A)$$

C2	C1	C0	В	A	Z
0	X	X	0	0	1
1	1	1	X	X	0
X	0	X	0	0	1
X	X	0	0	0	1
X	X	X	1	X	0
X	X	X	X	1	0

Usage

Fan-in / Fan-out

Layout

Files

See also

AOI211 - a 2-1-1-input AND-OR-Invert gate

 \mathbf{Cell}

 $\bf AOI321$ - a 3-2-1-input AND-OR-Invert gate


Synopsys


AOI321(Z, C2, C1, C0, B1, B0, A)

Description

Circuit

Schematic (one stage, $3T_p/3T_n$ stacked, 12T total)





Truth Table

$$Z = \neg((C2 \land C1 \land C0) \lor (B1 \land B0) \lor A)$$

Usage

Fan-in / Fan-out

Layout

Files

See also

 $\rm AOI311$ - a 3-1-1-input AND-OR-Invert gate $\rm AOI331$ - a 3-3-1-input AND-OR-Invert gate

 \mathbf{Cell}

AOI322 - a 3-2-2-input AND-OR-Invert gate

Synopsys

AOI322(Z, C2, C1, C0, B1, B0, A1, A0)

Description


Circuit

Schematic (one stage, $3T_p/3T_n$ stacked, 14T total)

Truth Table

$$Z = \neg((C2 \land C1 \land C0) \lor (B1 \land B0) \lor (A1 \land A0))$$

C2	C1	C0	B1	В0	A	Z
0	X	X	0	X	0	1
0	X	X	X	0	0	1
1	1	1	X	X	X	0
X	0	X	0	X	0	1
X	0	X	X	0	0	1
X	X	0	0	X	0	1
X	X	0	X	0	0	1
X	X	X	1	1	X	0
X	X	X	X	X	1	0



Usage

Fan-in / Fan-out

Layout

Files

See also

AOI222 - a 2-2-2-input AND-OR-Invert gate AOI332 - a 3-2-2-input AND-OR-Invert gate AOI333 - a 3-3-3-input AND-OR-Invert gate

 \mathbf{Cell}

AOI331 - a 3-3-1-input AND-OR-Invert gate

Synopsys

AOI331(Z, C2, C1, C0, B2, B1, B0, A)

Description

Circuit

Schematic (one stage, $3T_p/3T_n$ stacked, 14T total)


Truth Table

 $Z = \neg((C2 \land C1 \land C0) \lor (B2 \land B1 \land B0) \lor A)$

Usage

Fan-in / Fan-out

Layout



C2	C1	C0	B1	В0	A1	A0	Z
0	X	X	0	X	0	X	1
0	X	X	0	X	X	0	1
0	X	X	X	0	0	X	1
0	X	X	X	0	X	0	1
1	1	1	X	X	X	X	0
X	0	X	0	X	0	X	1
X	0	X	0	X	X	0	1
X	0	X	X	0	0	X	1
X	0	X	X	0	X	0	1
X	X	0	0	X	0	X	1
X	X	0	0	X	X	0	1
X	X	0	X	0	0	X	1
X	X	0	X	0	X	0	1
X	X	X	1	1	X	X	0
X	X	X	X	X	1	1	0

Files

See also

 ${\it AOI221}$ - a 2-2-1-input AND-OR-Invert gate ${\it AOI321}$ - a 3-2-1-input AND-OR-Invert gate

Cell

AOI332 - a 3-3-2-input AND-OR-Invert gate

Synopsys

AOI332(Z, C2, C1, C0, B2, B1, B0, A1, A0)


Description


Circuit

Schematic (one stage, $3T_p/3T_n$ stacked, 16T total)

Truth Table

$$Z = \neg((C2 \land C1 \land C0) \lor (B2 \land B1 \land B0) \lor (A1 \land A0))$$





Usage

Fan-in / Fan-out

Layout

Files

See also

AOI222 - a 2-2-2-input AND-OR-Invert gate AOI322 - a 3-2-2-input AND-OR-Invert gate AOI333 - a 3-3-3-input AND-OR-Invert gate

Cell

 ${\bf AOI333}$ - a 3-3-3-input AND-OR-Invert gate

Synopsys

AOI333(Z, C2, C1, C0, B2, B1, B0, A2, A1, A0)

Description

Circuit


Schematic (one stage, $3T_p/3T_n$ stacked, 18T total)

Truth Table

$$Z = \neg((C2 \land C1 \land C0) \lor (B2 \land B1 \land B0) \lor (A2 \land A1 \land A0))$$

Usage

C2	C1	C0	B2	B1	B0	A	Z
0	X	X	0	X	X	0	1
0	X	X	X	0	X	0	1
0	X	X	X	X	0	0	1
1	1	1	X	X	X	X	0
X	0	X	0	X	X	0	1
X	0	X	X	0	X	0	1
X	0	X	X	X	0	0	1
X	X	0	0	X	X	0	1
X	X	0	X	0	X	0	1
X	X	0	X	X	0	0	1
X	X	X	1	1	1	X	0
X	X	X	X	X	X	1	0



Fan-in / Fan-out

Layout

Files

See also

AOI222 - a 2-2-2-input AND-OR-Invert gate AOI322 - a 3-2-2-input AND-OR-Invert gate AOI332 - a 3-3-2-input AND-OR-Invert gate

Cell

 \mathbf{BUF} - a Buffer gate

Synopsys

 $\mathrm{BUF}(\mathrm{Z},\,\mathrm{A})$

Description

Circuit

Schematic (two stages, $1T_p/1T_n$ stacked, 4T total)


Truth Table


Z = A

Usage

Fan-in / Fan-out

Layout





Files

See also

INV - a Not (or Inverter) gate

 \mathbf{Cell}

 $\mathbf{EQ2}$ - a 2-input Equality (or XNOR) gate

Synopsys

EQ2(Z, B, A)

Description

Circuit

Schematic (two stages, $2T_p/2T_n$ stacked, 10T total)

Truth Table

$$Z = \neg (B \oplus A)$$

Usage

Fan-in / Fan-out

Keep attention - Fan-in is doubled

Layout

C2	C1	C0	B2	B1	В0	A1	A0	Z
0	X	X	0	X	X	0	X	1
0	X	X	0	X	X	X	0	1
0	X	X	X	0	X	0	X	1
0	X	X	X	0	X	X	0	1
0	X	X	X	X	0	0	X	1
0	X	X	X	X	0	X	0	1
1	1	1	X	X	X	X	X	0
X	0	X	0	X	X	0	X	1
X	0	X	0	X	X	X	0	1
X	0	X	X	0	X	0	X	1
X	0	X	X	0	X	X	0	1
X	0	X	X	X	0	0	X	1
X	0	X	X	X	0	X	0	1
X	X	0	0	X	X	0	X	1
X	X	0	0	X	X	X	0	1
X	X	0	X	0	X	0	X	1
X	X	0	X	0	X	X	0	1
X	X	0	X	X	0	0	X	1
X	X	0	X	X	0	X	0	1
X	X	X	1	1	1	X	X	0
X	X	X	X	X	X	1	1	0

Files

Simulation


- $\hfill \square$./Sources/verilog/EQ2.v Verilog-95 Cell Model
- \Box ./Sources/verilog/EQ2_switch.v Verilog-2001 Switch-Level Model
- \Box ./TBench/verilog/tb_EQ2.v Verilog-2001 Self-checking Testbench


Physical Layout

√ ?


See also

 $\mathrm{XOR}2$ - a 2-input Exclusive-OR (or $\mathrm{XOR})$ gate







C2	C1	C0	B2	B1	В0	A2	A1	A0	Z
0	X	X	0	X	X	0	X	X	1
0	X	X	0	X	X	X	0	X	1
0	X	X	0	X	X	X	X	0	1
0	X	X	X	0	X	0	X	X	1
0	X	X	X	0	X	X	0	X	1
0	X	X	X	0	X	X	X	0	1
0	X	X	X	X	0	0	X	X	1
0	X	X	X	X	0	X	0	X	1
0	X	X	X	X	0	X	X	0	1
1	1	1	X	X	X	X	X	X	0
X	0	X	0	X	X	0	X	X	1
X	0	X	0	X	X	X	0	X	1
X	0	X	0	X	X	X	X	0	1
X	0	X	X	0	X	0	X	X	1
X	0	X	X	0	X	X	0	X	1
X	0	X	X	0	X	X	X	0	1
X	0	X	X	X	0	0	X	X	1
X	0	X	X	X	0	X	0	X	1
X	0	X	X	X	0	X	X	0	1
X	X	0	0	X	X	0	X	X	1
X	X	0	0	X	X	X	0	X	1
X	X	0	0	X	X	X	X	0	1
X	X	0	X	0	X	0	X	X	1
X	X	0	X	0	X	X	0	X	1
X	X	0	X	0	X	X	X	0	1
X	X	0	X	X	0	0	X	X	1
X	X	0	X	X	0	X	0	X	1
X	X	0	X	X	0	X	X	0	1
X	X	X	1	1	1	X	X	X	0
X	X	X	X	X	X	1	1	1	0



A	Z
0	0
1	1





В	A	Z
0	0	1
0	1	0
1	0	0
1	1	1

2.4 INV - a Not (or Inverter) gate

Synopsys


INV (Y A)

Description

Circuit



Schematic (one stage, $1T_p/1T_n$ stacked, 2T total)



Truth Table

$$Z = \neg A$$

A	Z
0	1
1	0

Usage

Fan-in / Fan-out

Layout

Files

See also

BUF - a Buffer gate


Cell

 $\mathbf{MUXI2}$ - a 2-to-1 Multiplexor Invert cell


Synopsys

MUXI2(Z, S, A1, A0)

Description



Schematic (two stages, $2T_p/2T_n$ stacked, 10T total)



Truth Table

$$Z = \neg (A1 \land S) \lor \neg (A0 \land \neg S))$$

\mathbb{S}	A1	A0	Z
0	X	0	1
0	X	1	0
1	0	X	1
1	1	X	0

Usage

Fan-in / Fan-out

Layout

Files

See also

MUXI3 - a 3-to-1 Multiplexor Invert cell MUXI4 - a 4-to-1 Multiplexor Invert cell


2.5 NAND2 - a 2-input Not-AND (or NAND) gate

Synopsys


NAND2 (Y B A)

Description





Schematic (one stage, $1T_p/2T_n$ stacked, 4T total)



Truth Table

$$Z = \neg (B \wedge A)$$

В	A	Z
0	X	1
1	1	0
X	0	1

Usage

Fan-in / Fan-out

Layout

Files

See also

 ${\rm NAND3}$ - a 3-input Not-AND (or NAND) gate


$egin{array}{lll} 2.6 & { m NAND3} \ - \ { m a} \ 3\mbox{-input Not-AND} \ ({ m or} \ { m NAND}) \ { m gate} \end{array}$

Synopsys


NAND3 (Y C B A)

Description

Circuit



Schematic (one stage, $1T_p/3T_n$ stacked, 6T total)



Truth Table

$$Z = \neg (C \land B \land A)$$

С	В	A	Z
0	X	X	1
1	1	1	0
X	0	X	1
X	X	0	1

Usage

Fan-in / Fan-out

Layout

Files

See also

 $\operatorname{NAND2}$ - a 2-input Not-AND (or NAND) gate


$\begin{array}{cc} \textbf{2.7} & \textbf{NOR2 - a 2-input Not-OR (or NOR)} \\ & \textbf{gate} \end{array}$

Synopsys


NOR2 (Y B A)

Description

Circuit



Schematic (one stage, $2T_p/1T_n$ stacked, 4T total)



Truth Table

$$Z = \neg(B \vee A)$$

В	A	Z
0	0	1
1	X	0
X	1	0

Usage

Fan-in / Fan-out

Layout

Files

See also

 $\mathrm{NOR3}$ - a 3-input Not-OR (or NOR) gate


$egin{aligned} ext{2.8} & ext{NOR3} - ext{a 3-input Not-OR (or NOR)} \\ & ext{gate} \end{aligned}$

Synopsys


NOR3 (Y C B A)

Description





Schematic (one stage, $3T_p/1T_n$ stacked, 6T total)



Truth Table

$$Z = \neg(C \lor B \lor A)$$

С	В	A	Z
0	0	0	1
1	X	X	0
X	1	X	0
X	X	1	0

Usage

Fan-in / Fan-out

Layout

Files

See also

 $\mathrm{NOR}2$ - a 2-input Not-OR (or NOR) gate

Cell


 $\mathbf{OA2111}$ - a 2-1-1-1-input OR-AND gate

Synopsys

OA2111(Z, D1, D0, C, B, A)

Description





Truth Table

$$Z = (D1 \lor D0) \land C \land B \land A$$

D1	D0	С	В	A	Z
0	0	X	X	X	0
1	X	1	1	1	1
X	1	1	1	1	1
X	X	0	X	X	0
X	X	X	0	X	0
X	X	X	X	0	0

Usage

Fan-in / Fan-out

Layout

Files

See also

 $\operatorname{OA3111}$ - a 3-1-1-1-input AND-OR gate

Cell

 $\mathbf{OA3111}$ - a 3-1-1-1-input OR-AND gate

Synopsys


OA3111(Z, D2, D1, D0, C, B, A)

Description

Circuit

Truth Table

 $Z = (D2 \lor D1 \lor D0) \land C \land B \land A$



D2	D1	D0	С	В	A	Z
0	0	0	X	X	X	0
1	X	X	1	1	1	1
X	1	X	1	1	1	1
X	X	1	1	1	1	1
X	X	X	0	X	X	0
X	X	X	X	0	X	0
X	X	X	X	X	0	0

Usage

Fan-in / Fan-out

Layout

Files

See also

 $\operatorname{OA2111}$ - a 2-1-1-1-input AND-OR gate


$egin{array}{lll} 2.9 & { m OAI21}$ - a 2-1-input OR-AND-Invert gate

Synopsys


OAI21 (Y B1 B A)

Description

Circuit



Schematic (one stage, $2T_p/2T_n$ stacked, 6T total)



Truth Table

$$Z = \neg((B1 \lor B0) \land A)$$

B1	В0	A	Z
0	0	X	1
1	X	1	0
X	1	1	0
X	X	0	1

Usage

Fan-in / Fan-out

Layout

Files

See also

OAI31 - a 3-1-input OR-AND-Invert gate


Cell

 $\mathbf{OAI22}$ - a 2-2-input OR-AND-Invert gate


Synopsys

OAI22(Z, B1, B0, A1, A0)

Description



Schematic (one stage, $2T_p/2T_n$ stacked, 8T total)



Truth Table

$$Z = \neg((B1 \vee B0) \wedge (A1 \vee A0))$$

B1	В0	A1	A0	Z
0	0	X	X	1
1	X	1	X	0
1	X	X	1	0
X	1	1	X	0
X	1	X	1	0
X	X	0	0	1

Usage

Fan-in / Fan-out

Layout

Files

See also

OAI32 - a 3-2-input OR-AND-Invert gate OAI33 - a 3-3-input OR-AND-Invert gate


2.10 OAI31 - a 3-1-input OR-AND-Invert gate

${\bf Synopsys}$


OAI31 (Y B2 B1 B A)

Description

Circuit



Schematic (one stage, $3T_p/2T_n$ stacked, 8T total)



Truth Table

$$Z = \neg((B2 \lor B1 \lor B0) \land A)$$

B2	B1	B0	A	Z
0	0	0	X	1
1	X	X	1	0
X	1	X	1	0
X	X	1	1	0
X	X	X	0	1

Usage

Fan-in / Fan-out

Layout

Files

See also

 $\mathrm{OAI21}$ - a 2-1-input OR-AND-Invert gate


Cell

OAI32 - a 3-2-input OR-AND-Invert gate


Synopsys

OAI32(Z, B2, B1, B0, A1, A0)

Description



Schematic (one stage, $3T_p/2T_n$ stacked, 10T total)



Truth Table

$$Z = \neg((B2 \lor B1 \lor B0) \land (A1 \lor A0))$$

B2	B1	В0	A1	A0	\mathbf{Z}
0	0	0	X	X	1
1	X	X	1	X	0
1	X	X	X	1	0
X	1	X	1	X	0
X	1	X	X	1	0
X	X	1	1	X	0
X	X	1	X	1	0
X	X	X	0	0	1

Usage

Fan-in / Fan-out

Layout

Files

See also

 ${\it OAI22}$ - a 2-2-input OR-AND-Invert gate OAI33 - a 3-3-input OR-AND-Invert gate


Cell

OAI33 - a 3-3-input OR-AND-Invert gate


Synopsys

OAI33(Z, B2, B1, B0, A2, A1, A0)

Description



Schematic (one stage, $3T_p/2T_n$ stacked, 12T total)



Truth Table

$$Z = \neg((B2 \lor B1 \lor B0) \land (A2 \lor A1 \lor A0))$$

Usage

Fan-in / Fan-out

Layout

Files

B2	B1	В0	A2	A1	A0	\mathbf{Z}
0	0	0	X	X	X	1
1	X	X	1	X	X	0
1	X	X	X	1	X	0
1	X	X	X	X	1	0
X	1	X	1	X	X	0
X	1	X	X	1	X	0
X	1	X	X	X	1	0
X	X	1	1	X	X	0
X	X	1	X	1	X	0
X	X	1	X	X	1	0
X	X	X	0	0	0	1

See also

 ${\it OAI22}$ - a 2-2-input OR-AND-Invert gate OAI32 - a 3-2-input OR-AND-Invert gate


Cell

 $\mathbf{OAI211}$ - a 2-1-1-input OR-AND-Invert gate


Synopsys

OAI211(Z, C1, C0, B, A)

Description



Schematic (one stage, $2T_p/3T_n$ stacked, 8T total)



Truth Table

$$Z = \neg((C1 \lor C0) \land B \land A)$$

C1	C0	В	A	Z
0	0	X	X	1
1	X	1	1	0
X	1	1	1	0
X	X	0	X	1
X	X	X	0	1

Usage

Fan-in / Fan-out

Layout

Files

See also

 $\operatorname{OAI311}$ - a 3-1-1-input OR-AND-Invert gate


 \mathbf{Cell}

 $\mathbf{OAI221}$ - a 2-2-1-input OR-AND-Invert gate


Synopsys

OAI221(Z, C1, C0, B1, B0, A)

Description



Schematic (one stage, $2T_p/3T_n$ stacked, 10T total)



Truth Table

$$Z = \neg((C1 \lor C0) \land (B1 \lor B0) \land A)$$

C1	C0	B1	В0	A	\mathbb{Z}
0	0	X	X	X	1
1	X	1	X	1	0
1	X	X	1	1	0
X	1	1	X	1	0
X	1	X	1	1	0
X	X	0	0	X	1
X	X	X	X	0	1

Usage

Fan-in / Fan-out

Layout

Files

See also

OAI321 - a 3-2-1-input OR-AND-Invert gate OAI331 - a 3-3-1-input OR-AND-Invert gate

Cell


OAI222 - a 2-2-2-input OR-AND-Invert gate

Synopsys

OAI222(Z, C1, C0, B1, B0, A1, A0)

Description






Schematic (one stage, $2T_p/3T_n$ stacked, 12T total)

Truth Table

$$Z = \neg((C1 \lor C0) \land (B1 \lor B0) \land (A1 \lor A0))$$

Usage

Fan-in / Fan-out



C1	C0	B1	В0	A1	A0	Z
0	0	X	X	X	X	1
1	X	1	X	1	X	0
1	X	1	X	X	1	0
1	X	X	1	1	X	0
1	X	X	1	X	1	0
X	1	1	X	1	X	0
X	1	1	X	X	1	0
X	1	X	1	1	X	0
X	1	X	1	X	1	0
X	X	0	0	X	X	1
X	X	X	X	0	0	1

Layout

Files

See also

OAI322 - a 2-2-2-input OR-AND-Invert gate OAI332 - a 3-3-2-input OR-AND-Invert gate OAI333 - a 3-3-3-input OR-AND-Invert gate


Cell


 $\mathbf{OAI311}$ - a 3-1-1-input OR-AND-Invert gate

Synopsys

OAI311(Z, C2, C1, C0, B, A)

Description





Truth Table

$$Z = \neg((C2 \lor C1 \lor C0) \land B \land A)$$

C2	C1	C0	В	A	Z
0	0	0	X	X	1
1	X	X	1	1	0
X	1	X	1	1	0
X	X	1	1	1	0
X	X	X	0	X	1
X	X	X	X	0	1

Usage

Fan-in / Fan-out

Layout

Files

See also

OAI211 - a 2-1-1-input OR-AND-Invert gate

Cell

 $\mathbf{OAI321}$ - a 3-2-1-input OR-AND-Invert gate


Synopsys


OAI321(Z, C2, C1, C0, B1, B0, A)

Description

Circuit

Schematic (one stage, $3T_p/3T_n$ stacked, 12T total)





Truth Table

$$Z = \neg((C2 \lor C1 \lor C0) \land (B1 \lor B0) \land A)$$

Usage

Fan-in / Fan-out

Layout

Files

See also

 ${\it OAI221}$ - a 2-2-1-input OR-AND-Invert gate ${\it OAI331}$ - a 3-3-1-input OR-AND-Invert gate

 \mathbf{Cell}

OAI322 - a 3-2-2-input OR-AND-Invert gate

Synopsys

OAI322(Z, C2, C1, C0, B1, B0, A1, A0)

Description


Circuit

Schematic (one stage, $3T_p/3T_n$ stacked, 14T total)

Truth Table

$$Z = \neg((C2 \lor C1 \lor C0) \land (B1 \lor B0) \land (A1 \lor A0))$$

C2	C1	C0	B1	В0	A	Z
0	0	0	X	X	X	1
1	X	X	1	X	1	0
1	X	X	X	1	1	0
X	1	X	1	X	1	0
X	1	X	X	1	1	0
X	X	1	1	X	1	0
X	X	1	X	1	1	0
X	X	X	0	0	X	1
X	X	X	X	X	0	1



Usage

Fan-in / Fan-out

Layout

Files

See also

OAI222 - a 2-2-2-input OR-AND-Invert gate OAI332 - a 3-3-2-input OR-AND-Invert gate OAI333 - a 3-3-3-input OR-AND-Invert gate

 \mathbf{Cell}

OAI331 - a 3-3-1-input OR-AND-Invert gate

Synopsys

OAI331(Z, C2, C1, C0, B2, B1, B0, A)

Description

Circuit

Schematic (one stage, $3T_p/3T_n$ stacked, 14T total)


Truth Table

 $Z = \neg((C2 \lor C1 \lor C0) \land (B2 \lor B1 \lor B0) \land A)$

Usage

Fan-in / Fan-out

Layout



C2	C1	C0	B1	В0	A1	A0	Z
0	0	0	X	X	X	X	1
1	X	X	1	X	1	X	0
1	X	X	1	X	X	1	0
1	X	X	X	1	1	X	0
1	X	X	X	1	X	1	0
X	1	X	1	X	1	X	0
X	1	X	1	X	X	1	0
X	1	X	X	1	1	X	0
X	1	X	X	1	X	1	0
X	X	1	1	X	1	X	0
X	X	1	1	X	X	1	0
X	X	1	X	1	1	X	0
X	X	1	X	1	X	1	0
X	X	X	0	0	X	X	1
X	X	X	X	X	0	0	1

Files

See also

 ${\it OAI221}$ - a 2-2-1-input OR-AND-Invert gate ${\it OAI321}$ - a 3-2-1-input OR-AND-Invert gate

\mathbf{Cell}

OAI332 - a 3-3-2-input OR-AND-Invert gate

Synopsys

OAI332(Z, C2, C1, C0, B2, B1, B0, A1, A0)


Description


Circuit

Schematic (one stage, $3T_p/3T_n$ stacked, 14T total)

Truth Table

$$Z = \neg((C2 \lor C1 \lor C0) \land (B1 \lor B0) \land (A1 \lor A0))$$





Usage

Fan-in / Fan-out

Layout

Files

See also

OAI222 - a 2-2-2-input OR-AND-Invert gate OAI322 - a 3-2-2-input OR-AND-Invert gate OAI333 - a 3-3-3-input OR-AND-Invert gate

Cell

 $\mathbf{OAI333}$ - a 3-3-3-input OR-AND-Invert gate

Synopsys

OAI333(Z, C2, C1, C0, B2, B1, B0, A2, A1, A0)

Description

Circuit


Schematic (one stage, $3T_p/3T_n$ stacked, 18T total)

Truth Table

$$Z = \neg((C2 \lor C1 \lor C0) \land (B2 \lor B1 \lor B0) \land (A2 \lor A1 \lor A0))$$

Usage

C2	C1	C0	B2	B1	В0	A	Z
0	0	0	X	X	X	X	1
1	X	X	1	X	X	1	0
1	X	X	X	1	X	1	0
1	X	X	X	X	1	1	0
X	1	X	1	X	X	1	0
X	1	X	X	1	X	1	0
X	1	X	X	X	1	1	0
X	X	1	1	X	X	1	0
X	X	1	X	1	X	1	0
X	X	1	X	X	1	1	0
X	X	X	0	0	0	X	1
X	X	X	X	X	X	0	1




Fan-in / Fan-out

Layout


 \mathbf{Files}


See also

OAI222 - a 2-2-2-input OR-AND-Invert gate OAI322 - a 3-2-2-input OR-AND-Invert gate OAI332 - a 3-3-2-input OR-AND-Invert gate



C2	C1	C0	B1	В0	A1	A0	Z
0	0	0	X	X	X	X	1
1	X	X	1	X	1	X	0
1	X	X	1	X	X	1	0
1	X	X	X	1	1	X	0
1	X	X	X	1	X	1	0
X	1	X	1	X	1	X	0
X	1	X	1	X	X	1	0
X	1	X	X	1	1	X	0
X	1	X	X	1	X	1	0
X	X	1	1	X	1	X	0
X	X	1	1	X	X	1	0
X	X	1	X	1	1	X	0
X	X	1	X	1	X	1	0
X	X	X	0	0	X	X	1
X	X	X	X	X	0	0	1





C2	C1	C0	B2	B1	В0	A2	A1	A0	Z
0	0	0	X	X	X	X	X	X	1
1	X	X	1	X	X	1	X	X	0
1	X	X	1	X	X	X	1	X	0
1	X	X	1	X	X	X	X	1	0
1	X	X	X	1	X	1	X	X	0
1	X	X	X	1	X	X	1	X	0
1	X	X	X	1	X	X	X	1	0
1	X	X	X	X	1	1	X	X	0
1	X	X	X	X	1	X	1	X	0
1	X	X	X	X	1	X	X	1	0
X	1	X	1	X	X	1	X	X	0
X	1	X	1	X	X	X	1	X	0
X	1	X	1	X	X	X	X	1	0
X	1	X	X	1	X	1	X	X	0
X	1	X	X	1	X	X	1	X	0
X	1	X	X	1	X	X	X	1	0
X	1	X	X	X	1	1	X	X	0
X	1	X	X	X	1	X	1	X	0
X	1	X	X	X	1	X	X	1	0
X	X	1	1	X	X	X	1	X	0
X	X	1	1	X	X	X	X	1	0
X	X	1	X	1	X	1	X	X	0
X	X	1	X	1	X	X	1	X	0
X	X	1	X	1	X	X	X	1	0
X	X	1	X	X	1	1	X	X	0
X	X	1	X	X	1	X	1	X	0
X	X	1	X	X	1	X	X	1	0
X	X	X	0	0	0	X	X	X	1
X	X	X	X	X	X	0	0	0	1


2.11 OR4 - a 4-input OR gate

Synopsys


OR4 (Z Y Y D C B A)

Description

Circuit



Schematic (one stage, $4T_p/1T_n$ stacked, 10T total)



Truth Table

$$Z = D \vee C \vee B \vee A$$

D	С	В	A	Z
0	0	0	0	0
1	X	X	X	1
X	1	X	X	1
X	X	1	X	1
X	X	X	1	1

Usage

Fan-in / Fan-out

Layout

Files

See also

 $\operatorname{NOR3}$ - a 3-input Not-OR (or NOR) gate


Cell

XOR2 - a 2-input Exclusive-OR (or XOR) gate


Synopsys

XOR2(Z, B, A)

Description



Schematic (two stages, $2T_p/2T_n$ stacked, 10T total)



Truth Table

$$Z = B \oplus A$$

В	A	Z
0	0	0
0	1	1
1	0	1
1	1	0

Usage

Fan-in / Fan-out

Keep attention - Fan-in is doubled

Layout

Files

Simulation

- $\hfill\Box$./Sources/verilog/XOR2.v Verilog-95 Cell Model
- \Box ./Sources/verilog/XOR2_switch.v Verilog-2001 Switch-Level Model
- □ ./TBench/verilog/tb_XOR2.v Verilog-2001 Self-checking Testbench

Physical Layout

√ ?

See also

EQ2 - a 2-input Equality (or XNOR) gate

3 Physical Cells

Cell

 $\bf TIE0$ - a Tie-low (or pull-down) cell

Synopsys

TIE0(Z)

Description

Circuit



Truth Table

Z = 0



Usage

Fan-in / Fan-out

Layout

Files

See also

TIE1 - a Tie-high (or pull-up) cell

 \mathbf{Cell}

TIE1 - a Tie-high (or pull-up) cell

3 PHYSICAL CELLS

Synopsys

TIE1(Z)

Description



Truth Table

$$Z = 1$$

Usage

Fan-in / Fan-out

Layout

Files

See also

 ${\rm TIE0}$ - a Tie-low (or pull-down) cell

Cell


 ${\bf FILL}$ - a Filler cell with capacitance

Synopsys

 FILL

Description

Schematic (one stage, 2T total)



Truth Table

No Truth Table applicable.

 \mathbf{Usage}

Fan-in / Fan-out

Layout

Files

See also VDDIO GND ANA