

# LibreSilicon's Standard Cell Library

Hagen Sankowski

February 10, 2018

## **Abstract**

Copyright ©2018 CHIPFORGE.ORG. All rights reserved.

This process is licensed under the Libre Silicon public license; you can redistribute it and/or modify it under the terms of the Libre Silicon public license as published by the Libre Silicon alliance either version 2 of the License, or (at your option) any later version.

This design is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the Libre Silicon Public License for more details.

For further clarification consult the complete documentation of the process.

Table 1: Document Revision History


VERSION	DATE	DESCRIPTION	TRACKING NOTES
Draft 0.0	2018-02-01	START w/ empty document	-

## 0.1 CMOS in a nutshell

This basic initial project is dedicated to the CMOS Technology only and for this reason two types of metal-oxide-semiconductor field-effect transistors (MOSFET) are required.

Historically, the first chips with MOSFETs on the mass market were p-channel MOSFETs in enhancement-mode.


Figure 1: enhancement-mode PMOS transistor use-case



The sectional view of a PMOS transistor in silicon is being shown below

Historically later, faster chips with MOSFETs on the mass market were marked as n-channel MOSFETs in enhancement mode also.

Figure 2: enhancement-mode NMOS transistor use-case




The sectional view of a NMOS transistor in silicon is being shown here also.

Both technologies, the older NMOS as the newer PMOS, have the same disadvantage. Every time, the transistor is switched on, the current between Drain and Source of the transistor is limited by the Resistor on Drain only. Higher currents here meaning higher power consumption for the chip where the transistors are integrated also. If the transistors are switched off, no currents flows between Drain and Source anymore, the power consumption of the chip also goes low.

Et voilà, the US-Patent with Number 3356858<sup>1</sup> changed the world and combines both technologies to the new complementary metal-oxide-semiconductor

(CMOS) technology. Instead of every transistor is working against a weak resistor, the transistor works against a complementary switched-off transistor. With the Eyes of our antecessor CMOS doubles the transistor count, but contemporary chips all are build in CMOS.

Figure 3: complementary PMOS and NMOS transistor couple use-case



The sectional view of a NMOS and PMOS transistors couple in silicon - building the CMOS technology - are being shown here also.

---

<sup>1</sup><https://www.google.com/patents/US3356858>

## 0.2 Design Decisions

## 0.3 Cell Descriptions

CELL

**AND4** - a 4-input AND gate


SYNOPSIS

AND4(Z, D, C, B, A)

AND4(Z, D, C, B, A, Vdd, Gnd)

DESCRIPTION

Figure 4: Circuit



TRUTH TABLE

Table 2:  $Z = D \wedge C \wedge B \wedge A$

D	C	B	A	Z
0	X	X	X	0
X	0	X	X	0
X	X	0	X	0
X	X	X	0	0
1	1	1	1	1

USAGE

FAN-IN / FAN-OUT

LAYOUT

FILES


CELL

**AO2111** - a 2-1-1-1-input AND-OR gate

SYNOPSIS

AO2111(Z, D1, D0, C, B, A)  
AO2111(Z, D1, D0, C, B, A, Vdd, Gnd)

DESCRIPTION



TRUTH TABLE

Table 3:  $Z = (D1 \wedge D0) \vee C \vee B \vee A$

D1	D0	C	B	A	Z
0	X	0	0	0	0
0	X	1	X	X	1
0	X	X	1	X	1
0	X	X	X	1	1
X	0	0	0	0	0
X	0	1	X	X	1
X	0	X	1	X	1
X	0	X	X	1	1
1	1	X	X	X	1

USAGE

FAN-IN / FAN-OUT

LAYOUT

FILES

SEE ALSO

AO3111 - a 3-1-1-1-input AND-OR gate [Page 7]




CELL

**AO3111** - a 3-1-1-1-input AND-OR gate

SYNOPSIS

AO3111(Z, D2, D1, D0, C, B, A)  
AO3111(Z, D2, D1, D0, C, B, A, Vdd, Gnd)

DESCRIPTION



TRUTH TABLE

Table 4:  $Z = (D2 \wedge D1 \wedge D0) \vee C \vee B \vee A$

D2	D1	D0	C	B	A	Z
0	X	X	0	0	0	0
0	X	X	1	X	X	1
0	X	X	X	1	X	1
0	X	X	X	X	1	1
X	0	X	0	0	0	0
X	0	X	1	X	X	1
X	0	X	X	1	X	1
X	0	X	X	X	1	1
X	X	0	0	0	0	0
X	X	0	1	X	X	1
X	X	0	X	1	X	1
X	X	0	X	X	1	1
1	1	1	X	X	X	1

USAGE

FAN-IN / FAN-OUT

LAYOUT

FILES

SEE ALSO

AO2111 - a 2-1-1-1-input AND-OR gate [Page 6]


CELL

**AOI21** - a 2-1-input AND-OR-Invert gate

SYNOPSIS

AOI21(Z, B1, B0, A)  
AOI21(Z, B1, B0, A, Vdd, Gnd)

DESCRIPTION



TRUTH TABLE

Table 5:  $Z = \neg((B1 \wedge B0) \vee A)$

B1	B0	A	Z
0	X	0	1
1	1	X	0
X	0	0	1
X	X	1	0

USAGE

FAN-IN / FAN-OUT

LAYOUT

FILES

SEE ALSO

AOI31 - a 3-1-input AND-OR-Invert gate [Page 11]


CELL

**AOI211** - a 2-1-1-input AND-OR-Invert gate

SYNOPSIS

AOI211(Z, C1, C0, B, A)  
AOI211(Z, C1, C0, B, A, Vdd, Gnd)

DESCRIPTION



TRUTH TABLE

Table 6:  $Z = \neg((C1 \wedge C0) \vee B \vee A)$

C1	C0	B	A	Z
0	X	0	0	1
1	1	X	X	0
X	0	0	0	1
X	X	1	X	0
X	X	X	1	0

USAGE  
FAN-IN / FAN-OUT  
LAYOUT  
FILES  
SEE ALSO

AOI311 - a 3-1-1-input AND-OR-Invert gate [Page 12]


CELL

**AOI22** - a 2-2-input AND-OR-Invert gate

SYNOPSIS

AOI22(Z, B1, B0, A1, A0)  
AOI22(Z, B1, B0, A1, A0, Vdd, Gnd)

DESCRIPTION



TRUTH TABLE

Table 7:  $Z = \neg((B1 \wedge B0) \vee (A1 \wedge A0))$

B1	B0	A1	A0	Z
0	X	0	X	1
0	X	X	0	1
1	1	X	X	0
X	0	0	X	1
X	0	X	0	1
X	X	1	1	0

USAGE

FAN-IN / FAN-OUT

LAYOUT

FILES

SEE ALSO

AOI33 - a 3-3-input AND-OR-Invert gate [Page 14]


CELL

**AOI31** - a 3-1-input AND-OR-Invert gate

SYNOPSIS

AOI31(Z, B2, B1, B0, A)  
AOI31(Z, B2, B1, B0, A, Vdd, Gnd)

DESCRIPTION



TRUTH TABLE

Table 8:  $Z = \neg((B2 \wedge B1 \wedge B0) \vee A)$

B2	B1	B0	A	Z
0	X	X	0	1
1	1	1	X	0
X	0	X	0	1
X	X	0	0	1
X	X	X	1	0

USAGE

FAN-IN / FAN-OUT

LAYOUT

FILES

SEE ALSO

AOI21 - a 2-1-input AND-OR-Invert gate [Page 8]


CELL

**AOI311** - a 3-1-1-input AND-OR-Invert gate

SYNOPSIS

AOI311(Z, C2, C1, C0, B, A)  
AOI311(Z, C2, C1, C0, B, A, Vdd, Gnd)

DESCRIPTION



TRUTH TABLE

Table 9:  $Z = \neg((C2 \wedge C1 \wedge C0) \vee B \vee A)$

C2	C1	C0	B	A	Z
0	X	X	0	0	1
1	1	1	X	X	0
X	0	X	0	0	1
X	X	0	0	0	1
X	X	X	1	X	0
X	X	X	X	1	0

USAGE

FAN-IN / FAN-OUT

LAYOUT

FILES

SEE ALSO

AOI211 - a 2-1-1-input AND-OR-Invert gate [Page 9]


CELL

**AOI32** - a 3-2-input AND-OR-Invert gate

SYNOPSIS

AOI32(Z, B2, B1, B0, A1, A0)  
AOI32(Z, B2, B1, B0, A1, A0, Vdd, Gnd)

DESCRIPTION



TRUTH TABLE

Table 10:  $Z = \neg((B2 \wedge B1 \wedge B0) \vee (A1 \wedge A0))$

B2	B1	B0	A1	A0	Z
0	X	X	0	X	1
0	X	X	X	0	1
1	1	1	X	X	0
X	0	X	0	X	1
X	0	X	X	0	1
X	X	0	0	X	1
X	X	0	X	0	1
X	X	X	1	1	0

USAGE

FAN-IN / FAN-OUT

LAYOUT

FILES

SEE ALSO

AOI22 - a 2-2-input AND-OR-Invert gate [Page 10]  
AOI33 - a 3-3-input AND-OR-Invert gate [Page 14]


CELL

**AOI33** - a 3-3-input AND-OR-Invert gate

SYNOPSIS

AOI33(Z, B2, B1, B0, A2, A1, A0)  
AOI33(Z, B2, B1, B0, A2, A1, A0, Vdd, Gnd)

DESCRIPTION



TRUTH TABLE

Table 11:  $Z = \neg((B2 \wedge B1 \wedge B0) \vee (A2 \wedge A1 \wedge A0))$

B2	B1	B0	A2	A1	A0	Z
0	X	X	0	X	X	1
0	X	X	X	0	X	1
0	X	X	X	X	0	1
1	1	1	X	X	X	0
X	0	X	0	X	X	1
X	0	X	X	0	X	1
X	0	X	X	X	0	1
X	X	0	0	X	X	1
X	X	0	X	0	X	1
X	X	0	X	X	0	1
X	X	X	1	1	1	0

USAGE

FAN-IN / FAN-OUT

LAYOUT

FILES

SEE ALSO

AOI22 - a 2-2-input AND-OR-Invert gate [Page 10]  
AOI32 - a 3-2-input AND-OR-Invert gate [Page 13]




CELL

**EQ2** - a 2-input Equality (or XNOR) gate

SYNOPSIS

EQ2(Z, B, A)  
EQ2(Z, B, A, Vdd, Gnd)

DESCRIPTION



TRUTH TABLE

Table 12:  $Z = \neg(B \oplus A)$

B	A	Z
0	0	1
0	1	0
1	0	0
1	1	1

USAGE

FAN-IN / FAN-OUT

LAYOUT

FILES

SEE ALSO

XOR2 - a 2-input Exclusive-OR (or XOR) gate [Page 28]

CELL

**NAND2** - a 2-input Not-AND (or NAND) gate

SYNOPSIS

NAND2(Z, B, A)  
NAND2(Z, B, A, Vdd, Gnd)

DESCRIPTION

Figure 15: Circuit





Figure 16: Schematic



TRUTH TABLE

Table 13:  $Z = \neg(B \wedge A)$

B	A	Z
0	X	1
1	1	0
X	0	1

USAGE

FAN-IN / FAN-OUT

LAYOUT

FILES

SEE ALSO

NAND3 - a 3-input Not-AND (or NAND) gate [Page 17]

CELL

**NAND3** - a 3-input Not-AND (or NAND) gate

SYNOPSIS

NAND3(Z, C, B, A)  
NAND3(Z, C, B, A, Vdd, Gnd)

DESCRIPTION

Figure 17: Circuit





Figure 18: Schematic



TRUTH TABLE

Table 14:  $Z = \neg(C \wedge B \wedge A)$

C	B	A	Z
0	X	X	1
1	1	1	0
X	0	X	1
X	X	0	1

USAGE

FAN-IN / FAN-OUT

LAYOUT

FILES

SEE ALSO

NAND2 - a 2-input Not-AND (or NAND) gate [Page 16]


CELL

**NOR2** - a 2-input Not-OR (or NOR) gate

SYNOPSIS

NOR2(Z, B, A)  
NOR2(Z, B, A, Vdd, Gnd)

DESCRIPTION



TRUTH TABLE

Table 15:  $Z = \neg(B \vee A)$

B	A	Z
0	0	1
1	X	0
X	1	0

USAGE

FAN-IN / FAN-OUT

LAYOUT

FILES

SEE ALSO

NOR3 - a 3-input Not-OR (or NOR) gate [Page 19]


CELL

**NOR3** - a 3-input Not-OR (or NOR) gate

SYNOPSIS

NOR3(Z, C, B, A)  
NOR3(Z, C, B, A, Vdd, Gnd)

DESCRIPTION



TRUTH TABLE

Table 16:  $Z = \neg(C \vee B \vee A)$

C	B	A	Z
0	0	0	1
1	X	X	0
X	1	X	0
X	X	1	0

USAGE

FAN-IN / FAN-OUT

LAYOUT

FILES

SEE ALSO

NOR2 - a 2-input Not-OR (or NOR) gate [Page 18]


CELL

**OA2111** - a 2-1-1-1-input OR-AND gate

SYNOPSIS

OA2111(Z, D1, D0, C, B, A)  
OA2111(Z, D1, D0, C, B, A, Vdd, Gnd)

DESCRIPTION



TRUTH TABLE

Table 17:  $Z = (D1 \vee D0) \wedge C \wedge B \wedge A$

D1	D0	C	B	A	Z
0	0	X	X	X	0
1	X	1	1	1	1
X	1	1	1	1	1
X	X	0	X	X	0
X	X	X	0	X	0
X	X	X	X	0	0

USAGE

FAN-IN / FAN-OUT

LAYOUT

FILES

SEE ALSO

OA3111 - a 3-1-1-1-input AND-OR gate [Page 21]


CELL

**OA3111** - a 3-1-1-1-input OR-AND gate

SYNOPSIS

OA3111(Z, D2, D1, D0, C, B, A)  
OA3111(Z, D2, D1, D0, C, B, A, Vdd, Gnd)

DESCRIPTION



TRUTH TABLE

Table 18:  $Z = (D2 \vee D1 \vee D0) \wedge C \wedge B \wedge A$

D2	D1	D0	C	B	A	Z
0	0	0	X	X	X	0
1	X	X	1	1	1	1
X	1	X	1	1	1	1
X	X	1	1	1	1	1
X	X	X	0	X	X	0
X	X	X	X	0	X	0
X	X	X	X	X	0	0

USAGE

FAN-IN / FAN-OUT

LAYOUT

FILES

SEE ALSO

OA2111 - a 2-1-1-1-input AND-OR gate [Page 20]


CELL

**OAI21** - a 2-1-input OR-AND-Invert gate

SYNOPSIS

OAI21(Z, B1, B0, A)  
OAI21(Z, B1, B0, A, Vdd, Gnd)

DESCRIPTION



TRUTH TABLE

Table 19:  $Z = \neg((B1 \vee B0) \wedge A)$

B1	B0	A	Z
0	0	X	1
1	X	1	0
X	1	1	0
X	X	0	1

USAGE  
FAN-IN / FAN-OUT  
LAYOUT  
FILES  
SEE ALSO

OAI31 - a 3-1-input OR-AND-Invert gate [Page 24]




CELL

**OAI22** - a 2-2-input OR-AND-Invert gate

SYNOPSIS

OAI22(Z, B1, B0, A1, A0)  
OAI22(Z, B1, B0, A1, A0, Vdd, Gnd)

DESCRIPTION



TRUTH TABLE

Table 20:  $Z = \neg((B1 \vee B0) \wedge (A1 \vee A0))$

B1	B0	A1	A0	Z
0	0	X	X	1
1	X	1	X	0
1	X	X	1	0
X	1	1	X	0
X	1	X	1	0
X	X	0	0	1

USAGE

FAN-IN / FAN-OUT

LAYOUT

FILES

SEE ALSO

OAI32 - a 3-2-input OR-AND-Invert gate [Page 25]  
OAI33 - a 3-3-input OR-AND-Invert gate [Page 26]


CELL

**OAI31** - a 3-1-input OR-AND-Invert gate

SYNOPSIS

OAI31(Z, B2, B1, B0, A)  
OAI31(Z, B2, B1, B0, A, Vdd, Gnd)

DESCRIPTION



TRUTH TABLE

Table 21:  $Z = \neg((B2 \vee B1 \vee B0) \wedge A)$

B2	B1	B0	A	Z
0	0	0	X	1
1	X	X	1	0
X	1	X	1	0
X	X	1	1	0
X	X	X	0	1

USAGE

FAN-IN / FAN-OUT

LAYOUT

FILES

SEE ALSO

OAI21 - a 2-1-input OR-AND-Invert gate [Page 22]


CELL

**OAI32** - a 3-2-input AND-OR-Invert gate

SYNOPSIS

OAI32(Z, B2, B1, B0, A1, A0)  
OAI32(Z, B2, B1, B0, A1, A0, Vdd, Gnd)

DESCRIPTION



TRUTH TABLE

Table 22:  $Z = \neg((B2 \vee B1 \vee B0) \wedge (A1 \vee A0))$

B2	B1	B0	A1	A0	Z
0	0	0	X	X	1
1	X	X	1	X	0
1	X	X	X	1	0
X	1	X	1	X	0
X	1	X	X	1	0
X	X	1	1	X	0
X	X	1	X	1	0
X	X	X	0	0	1

USAGE

FAN-IN / FAN-OUT

LAYOUT

FILES

SEE ALSO

OAI22 - a 2-2-input AND-OR-Invert gate [Page 23]  
OAI33 - a 3-3-input AND-OR-Invert gate [Page 26]

CELL


**OAI33** - a 3-3-input AND-OR-Invert gate

SYNOPSIS

OAI33(Z, B2, B1, B0, A2, A1, A0)

OAI33(Z, B2, B1, B0, A2, A1, A0, Vdd, Gnd)

DESCRIPTION



TRUTH TABLE

Table 23:  $Z = \neg((B2 \vee B1 \vee B0) \wedge (A2 \vee A1 \vee A0))$

B2	B1	B0	A2	A1	A0	Z
0	0	0	X	X	X	1
1	X	X	1	X	X	0
1	X	X	X	1	X	0
1	X	X	X	X	1	0
X	1	X	1	X	X	0
X	1	X	X	1	X	0
X	1	X	X	X	1	0
X	X	1	1	X	X	0
X	X	1	X	1	X	0
X	X	1	X	X	1	0
X	X	X	0	0	0	1

USAGE

FAN-IN / FAN-OUT

LAYOUT

FILES

SEE ALSO

OAI22 - a 2-2-input AND-OR-Invert gate [Page 23]

OAI32 - a 3-2-input AND-OR-Invert gate [Page 25]


CELL

**OR4** - a 4-input OR gate

SYNOPSIS

OR4(Z, D, C, B, A)  
OR4(Z, D, C, B, A, Vdd, Gnd)

DESCRIPTION



TRUTH TABLE

Table 24:  $Z = D \vee C \vee B \vee A$

D	C	B	A	Z
0	0	0	0	0
1	X	X	X	1
X	1	X	X	1
X	X	1	X	1
X	X	X	1	1

USAGE  
FAN-IN / FAN-OUT  
LAYOUT  
FILES

## CELL

**XOR2** - a 2-input Exclusive-OR (or XOR) gate


## SYNOPSIS

XOR2(Z, B, A)

XOR2(Z, B, A, Vdd, Gnd)

## DESCRIPTION

Figure 29: Circuit



## TRUTH TABLE

Table 25:  $Z = B \oplus A$

B	A	Z
0	0	0
0	1	1
1	0	1
1	1	0

## USAGE

FAN-IN / FAN-OUT

LAYOUT

FILES

SEE ALSO

EQ2 - a 2-input Equality (or XNOR) gate [Page 15]