

Report	Result	Size	Time	Cycles	GPU	SM Frequency	Process	Attributes
Current	tcu_analysis_gm_write	705 - conv2d_kernel	1.35 ms	1,077,710	0 - Quadro T1000	796.41 Mhz	[1842142] reset	
Baseline 1	direct_shared_analysis	699 - conv2d_kernel	3.19 ms	2,537,574	0 - Quadro T1000	794.72 Mhz	[1768567] reset	

Summary	Details	Source	Context	Comments	Raw	Session
---------	---------	--------	---------	----------	-----	---------

GPU Speed of Light Throughput


High-level overview of the throughput for compute and memory resources of the GPU. For each unit, the throughput reports the achieved percentage of utilization with respect to the theoretical maximum. Breakdowns show the throughput for each individual sub-metric of Compute and Memory to clearly identify the highest contributor. High-level overview of the utilization for compute and memory resources of the GPU presented as a roofline chart.

Compute (SM) Throughput [%]	37.66 (-24.79%)	Duration [ms]	1.35 (-57.62%)
Memory Throughput [%]	19.68 (-60.70%)	Elapsed Cycles [cycle]	1,077,710 (-57.53%)
L1/TEX Cache Throughput [%]	39.36 (-60.47%)	SM Active Cycles [cycle]	1,057,359.86 (-58.27%)
L2 Cache Throughput [%]	4.83 (-66.46%)	SM Frequency [Mhz]	796.41 (-60.21%)
DRAM Throughput [%]	2.66 (-170.69%)	DRAM Frequency [Ghz]	3.50 (-60.21%)

Latency Issue This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate latency issues. Look at the [Scheduler Statistics](#) and [Warp State Statistics](#) for potential reasons.

Key Performance Indicators

Roofline Analysis The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 1% of this device's fp32 peak performance and 0% of its fp64 peak performance. See the [Kernel Profiling Guide](#) for mode details on roofline analysis.



Compute Throughput Breakdown

SM: Inst Executed [%]	37.66 (-12.77%)	L1: Data Pipe Lsu Wavefronts [%]	19.68 (-60.47%)
SM: Pipe Alu Cycles Active [%]	31.67 (-10.36%)	L1: Lsu Requests [%]	15.79 (-66.48%)
SM: Pipe Tensor Cycles Active [%]	26.60 (-11.1%)	L1: Lsu Writeback Active [%]	8.39 (-66.58%)
SM: Pipe Fma Cycles Active [%]	25.92 (-16.96%)	L2: T Sectors [%]	4.83 (-66.48%)
SM: Inst Executed Pipe Xu [%]	21.20 (-614.63%)	L2: Lsu2bar Cycles Active [%]	3.78 (-72.47%)
SM: Inst Executed Pipe Lsu [%]	15.79 (-68.48%)	L2: T Tag Requests [%]	3.42 (-60.07%)
SM: Mio Pq Write Cycles Active [%]	7.78 (-6281.72%)	L2: Xbar2Its Cycles Active [%]	3.41 (-56.69%)
SM: Inst Executed Pipe Chu Fred On Any [%]	7.42 (-3.95%)	DRAM: Cycles Active [%]	2.66 (-170.69%)
SM: Mio Inst Issued [%]	6.14 (-64.45%)	L1: Data Bank Reads [%]	2.54 (-59.27%)
SM: Mio2f Writeback Active [%]	2.50 (-78.95%)	L1: M Xbar2Itex Read Sectors [%]	2.32 (-72.06%)
SM: Mio Pq Read Cycles Active [%]	2.13 (-60.03%)	L1: M L1tex2bar Req Cycles Active [%]	1.75 (-50.16%)
SM: Inst Executed Pipe Adu [%]	0.96 (-24.78%)	L2: D Sectors [%]	1.54 (-59.02%)
SM: Inst Executed Pipe Uniform [%]	0.55 (-75.63%)	DRAM: Dram Sectors [%]	1.36 (-170.69%)
ICD: Request Cycles Active [%]	0 (-60.00%)	L1: Data Bank Writes [%]	1.26 (-35.04%)
SM: Inst Executed Pipe Tex [%]	0 (-60.00%)	L2: D Sectors Fill Device [%]	0.43 (-366.63%)
SM: Inst Executed Pipe Ipa [%]	0 (-60.00%)	L1: Texin Sm2tex Req Cycles Active [%]	0.11 (-48.39%)
SM: Inst Executed Pipe Fp16 [%]	0 (-60.00%)	L1: F Wavefronts [%]	0.00 (-135.46%)
SM: Pipe Fp64 Cycles Active [%]	0 (-100.00%)	L1: Tex Writeback Active [%]	0 (-60.00%)
SM: Pipe Shared Cycles Active [%]	0 (-60.00%)	L2: D Atomic Input Cycles Active [%]	0 (-60.00%)
		L2: D Sectors Fill System [%]	0 (-60.00%)
		L1: Data Pipe Tex Wavefronts [%]	0 (-60.00%)

Memory Throughput Breakdown

SM: Inst Executed [%]	37.66 (-12.77%)	L1: Data Pipe Lsu Wavefronts [%]	19.68 (-60.47%)
SM: Pipe Alu Cycles Active [%]	31.67 (-10.36%)	L1: Lsu Requests [%]	15.79 (-66.48%)
SM: Pipe Tensor Cycles Active [%]	26.60 (-11.1%)	L1: Lsu Writeback Active [%]	8.39 (-66.58%)
SM: Pipe Fma Cycles Active [%]	25.92 (-16.96%)	L2: T Sectors [%]	4.83 (-66.48%)
SM: Inst Executed Pipe Xu [%]	21.20 (-614.63%)	L2: Lsu2bar Cycles Active [%]	3.78 (-72.47%)
SM: Inst Executed Pipe Lsu [%]	15.79 (-68.48%)	L2: T Tag Requests [%]	3.42 (-60.07%)
SM: Mio Pq Write Cycles Active [%]	7.78 (-6281.72%)	L2: Xbar2Its Cycles Active [%]	3.41 (-56.69%)
SM: Inst Executed Pipe Chu Fred On Any [%]	7.42 (-3.95%)	DRAM: Cycles Active [%]	2.66 (-170.69%)
SM: Mio Inst Issued [%]	6.14 (-64.45%)	L1: Data Bank Reads [%]	2.54 (-59.27%)
SM: Mio2f Writeback Active [%]	2.50 (-78.95%)	L1: M Xbar2Itex Read Sectors [%]	2.32 (-72.06%)
SM: Mio Pq Read Cycles Active [%]	2.13 (-60.03%)	L1: M L1tex2bar Req Cycles Active [%]	1.75 (-50.16%)
SM: Inst Executed Pipe Adu [%]	0.96 (-24.78%)	L2: D Sectors [%]	1.54 (-59.02%)
SM: Inst Executed Pipe Uniform [%]	0.55 (-75.63%)	DRAM: Dram Sectors [%]	1.36 (-170.69%)
ICD: Request Cycles Active [%]	0 (-60.00%)	L1: Data Bank Writes [%]	1.26 (-35.04%)
SM: Inst Executed Pipe Tex [%]	0 (-60.00%)	L2: D Sectors Fill Device [%]	0.43 (-366.63%)
SM: Inst Executed Pipe Ipa [%]	0 (-60.00%)	L1: Texin Sm2tex Req Cycles Active [%]	0.11 (-48.39%)
SM: Inst Executed Pipe Fp16 [%]	0 (-60.00%)	L1: F Wavefronts [%]	0.00 (-135.46%)
SM: Pipe Fp64 Cycles Active [%]	0 (-100.00%)	L1: Tex Writeback Active [%]	0 (-60.00%)
SM: Pipe Shared Cycles Active [%]	0 (-60.00%)	L2: D Atomic Input Cycles Active [%]	0 (-60.00%)
		L2: D Sectors Fill System [%]	0 (-60.00%)
		L1: Data Pipe Tex Wavefronts [%]	0 (-60.00%)

Floating Point Operations Roofline



Compute Workload Analysis

Detailed analysis of the compute resources of the streaming multiprocessors (SM), including the achieved instructions per clock (IPC) and the utilization of each available pipeline. Pipelines with very high utilization might limit the overall performance.

Executed Ipc Elapsed [Inst/cycle]	1.51 (-12.77%)	SM Busy [%]	38.39 (-11.23%)
Executed Ipc Active [Inst/cycle]	1.54 (-11.23%)	Issue Slots Busy [%]	38.39 (-11.23%)
Issued Ipc Active [Inst/cycle]	1.54 (-11.23%)		

Balanced No pipeline is over-utilized.

Memory Workload Analysis

Detailed analysis of the memory resources of the GPU. Memory can become a limiting factor for the overall kernel performance when fully utilizing the involved hardware units (Mem Busy), exhausting the available communication bandwidth between those units (Max Bandwidth), or by reaching the maximum throughput of issuing memory instructions (Mem Pipes Busy). Detailed chart of the memory units. Detailed tables with data for each memory unit.

Memory Throughput [Cbyte/s]	2.98 (-171.26%)	Mem Busy [%]	19.68 (-60.47%)
L1/TEX Hit Rate [%]	90.76 (-259.82%)	Max Bandwidth [%]	15.79 (-68.48%)
L2 Hit Rate [%]	90.92 (-6.82%)	Mem Pipes Busy [%]	15.79 (-68.48%)

L1/TEX Global Load Access Pattern The memory access pattern for global loads in L1/TEX might not be optimal. On average, this kernel accesses 4.3 bytes per thread per memory request, but the address pattern, possibly caused by the stride between threads, results in 10.6 sectors per request, or 10.6*32 = 338.4 bytes of cache data transfers per request. The optimal thread address pattern for 4.3 bytes accesses would result in 4.3*32 = 136.5 bytes of cache data transfers per request, to maximize L1/TEX cache performance check the [Source Counters](#) section for uncoalesced global loads.

Key Performance Indicators

L2 Load Access Pattern The memory access pattern for loads from L1/TEX to L2 is not optimal. The granularity of an L1/TEX request to L2 is a 128 byte cache line. That is 4 consecutive 32-byte sectors per L2 request. However, this kernel only accesses an average of 1.5 sectors out of the possible 4 sectors per cache line. Check the [Source Counters](#) section for uncoalesced loads and try to minimize how many cache lines need to be accessed per memory request.

Key Performance Indicators

L2 Store Access Pattern The memory access pattern for stores from L1/TEX to L2 is not optimal. The granularity of an L1/TEX request to L2 is a 128 byte cache line. That is 4 consecutive 32-byte sectors per L2 request. However, this kernel only accesses an average of 1.1 sectors out of the possible 4 sectors per cache line. Check the [Source Counters](#) section for uncoalesced stores and try to minimize how many cache lines need to be accessed per memory request.

Key Performance Indicators

Local Memory Usage The optional metric smisp_sass_inst_executed_op_local_id_sum could not be found. Collecting it as an additional metric could enable the rule to provide more guidance.

Shared Memory Conflicts The optional metric smisp_sass_inst_executed_op_shared_id_sum could not be found. Collecting it as an additional metric could enable the rule to provide more guidance.


Shared Load Bank Conflicts The memory access pattern for shared loads might not be optimal and causes on average a 1.6 - way bank conflict across all 125440 shared load requests. This results in 178768 bank conflicts, which represent 87.69% of the overall 203856 wavefronts for shared loads. Check the [Source Counters](#) section for uncoalesced shared loads.

Key Performance Indicators

Metric Name	Value	Guidance
l1tex_data_bank_conflicts_pipe_lsu_mem_shared_op_id_sum	178768	Decrease bank conflicts for shared loads

Memory Chart

Values: Transfer Size - Inactivity: Hidden



Shared Memory

	Instructions	Requests	Wavefronts	% Peak	Bank Conflicts
Shared Load	25,088 (-99.66%)	25,088 (-99.66%)	203,856 (-98.62%)	1.35 (-96.75%)	178,768 (-97.58%)
Shared Load Matrix	125,440 (-11.1%)	125,440 (-11.1%)			
Shared Store	298,426 (-55.94%)	298,426 (-55.94%)	670,629 (-4.59%)	4.44 (-124.65%)	354,062 (-1,333.22%)
Shared Atomic	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)
Other			891,015 (-608.28%)	5.91 (-156.73%)	252,668 (-24,991.16%)
Total	448,954 (-94.43%)	448,954 (-94.43%)	1,765,500 (-88.67%)	11.70 (-73.33%)	785,498 (-49.40%)

L1/TEX Cache

	Instructions	Requests	Wavefronts	% Peak	Sectors	Sectors/Req	Hit Rate	Bytes	Sector Misses to L2	% Peak to L2	Returns to SM	% Peak to SM
Local Load	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)
Global Load	344,596 (-55.06%)	344,596 (-55.06%)	813,580 (-31.37%)	5.39 (-61.60%)	3,644,383 (-5.96%)	10.58 (-109.25%)	91.19 (-248.61%)	116,620,256 (-5.96%)	348,906 (-88.21%)	2.31 (-72.24%)	941,982 (-36.10%)	6.24 (-50.46%)
Surface Load	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)
Texture Load	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)
Global Store	25,088 (-60.00%)	25,088 (-60.00%)	50,944 (-1.29%)	0.34 (-132.42%)	100,352 (-60.00%)	4 (-60.00%)	74.55 (-544.51%)	3,211,264 (-60.00%)	100,352 (-60.00%)	0.67 (-135.46%)	-	-
Local Store	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	-	-
Surface Store	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	-	-
Texture Store	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	-	-
Surface Reduction	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	-	-
Global Atomic ALU	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	see above	see above
Global Atomic CAS	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	see above	see above
Surface Atomic ALU	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	see above	see above
Surface Atomic CAS	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	see above	see above
Loads	344,596 (-55.06%)	344,596 (-55.06%)	813,580 (-31.37%)	5.39 (-61.60%)	3,644,383 (-5.96%)	10.58 (-109.25%)	91.19 (-248.61%)	116,620,256 (-5.96%)	348,906 (-88.21%)	2.31 (-72.24%)	941,982 (-36.10%)	6.24 (-50.46%)
Stores	25,088 (-60.00%)	25,088 (-60.00%)	50,944 (-1.29%)	0.34 (-132.42%)	100,352 (-60.00%)	4 (-60.00%)	74.55 (-544.51%)	3,211,264 (-60.00%)	100,352 (-60.00%)	0.67 (-135.46%)	-	-
Atomsics & Reductions	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	-	-
Total	369,684 (-93.32%)	369,684 (-93.32%)	864,524 (-30.11%)	5.73 (-64.56%)	3,744,735 (-5.81%)	10.13 (-101.75%)	90.74 (-251.86%)	119,831,520 (-5.81%)	449,238 (-85.32%)	2.98 (-65.43%)	941,982 (-36.10%)	6.24 (-50.46%)

L2 Cache

	Requests	Sectors	Sectors/Req	% Peak	Hit Rate	Bytes	Throughput	Sector Misses to Device	Sector Misses to System	Sector Misses to Peer
L1/TEX Load	225,743 (-87.15%)	343,815 (-88.62%)	1.52 (-11.47%)	3.71 (-73.21%)	88.74 (-10.67%)	11,002,080 (-88.62%)	8,130,320,658.34 (-73.16%)	38,840 (-93.74%)	0 (-60.00%)	0 (-60.00%)
L1/TEX Store	89,130 (-10.52%)	100,352 (-60.00%)	1.13 (-1.08)	1.08 (-135.46%)	100 (-60.00%)	3,211,264 (-60.00%)	2,373,060,915.63 (-135.96%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)
L1/TEX Atomic ALU	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)
L1/TEX Atomic CAS	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)
L1/TEX Reduction	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)
L1/TEX Detail	313,916 (-83.00%)	446,679 (-85.80%)	1.42 (-16.47%)	4.82 (-66.57%)	91.35 (-8.04%)	14,293,728 (-85.80%)	10,562,783,768.44 (-66.49%)	38,840 (-93.81%)	0 (-60.00%)	0 (-60.00%)
GCC Total	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)
ICC Total	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)	0 (-60.00%)
GPU Total	313,956 (-83.00%)	447,815 (-85.77%)	1.42 (-16.26%)	4.83 (-66.48%)	91.29 (-8.10%)	14,330,080 (-85.77%)	10,589,647,181.23 (-66.41%)	38,845 (-93.91%)	0 (-60.00%)	0 (-60.00%)

Device Memory

	Sectors	% Peak	Bytes	Throughput
Store	39,355 (-96.34%)	0.83 (-362.32%)	1,259,360 (-96.34%)	930,642,262.58 (-363.29%)
Load	86,779 (-3.23%)	1.83 (-127.86%)	2,776,928 (-3.23%)	2,052,095,157.02 (-128.34%)
Total	126,134 (-14.96%)	2.66 (-170.69%)	4,036,288 (-14.96%)	2,982,737,419.60 (-171.26%)

Scheduler Statistics

Summary of the activity of the schedulers issuing instructions. Each scheduler maintains a pool of warps that it can issue instructions for. The upper bound of warps in the pool (Theoretical Warps) is limited by the launch configuration. On every cycle each scheduler checks the state of the allocated warps in the pool (Active Warps). Active warps that are not stalled (Eligible Warps) are ready to issue their next instruction. From the set of eligible warps the scheduler selects a single warp from which to issue one or more instructions (Issued Warp). On cycles with no eligible warps, the issue slot is skipped and no instruction is issued. Having many skipped issue slots indicates poor latency hiding.

Active Warps Per Scheduler [warp]	4.87 (-38.56%)	No Eligible [%]	61.68 (-87.1%)
Eligible Warps Per Scheduler [warp]	0.56 (-38.45%)	One or More Eligible [%]	38.32 (-11.42%)
Issued Warp Utilization	0.38 (-11.42%)		

Issue Slot Utilization Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only issues an instruction every 2.6 cycles. This might leave hardware resources underutilized and may lead to less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of 4.67 active warps per scheduler, but only an average of 0.56 warps were eligible per cycle. Eligible warps are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible warp results in no instruction being issued and the issue slot remains unused. To increase the number of