

# 6-Axis MEMS MotionTracking™ Device with Enhanced EIS Support and Sensor **Fusion Processing**

#### **GENERAL DESCRIPTION**

The ICM-20648 is a 6-axis MotionTracking device that is ideally suited for Smartphones, Tablets, Wearable Sensors, and general IoT applications.

- 3-axis gyroscope, 3-axis accelerometer, and a Digital Motion Processor™ (DMP™) in a 3x3x0.9mm (24-pin QFN) package
- Step Count, Activity Classifier, and B2S (Bring-to-See) Gesture tuned for Wrist Worn Wearable Applications
- DMP offloads computation of motion processing algorithms from the host processor, improving system power performance
- Software drivers are fully compliant with Google's latest Android release
- Enhanced FSYNC functionality to improve timing for applications like EIS


ICM-20648 supports an auxiliary I<sup>2</sup>C interface to external sensors, on-chip 16-bit ADCs, programmable digital filters, an embedded temperature sensor, and programmable interrupts. The device features an operating voltage range down to 1.71V. Communication ports include I<sup>2</sup>C and high speed SPI at 7 MHz.

#### **ORDERING INFORMATION**

PART	TEMP RANGE	PACKAGE		
ICM-20648†	-40°C to +85°C	24-Pin QFN		

<sup>†</sup>Denotes RoHS and Green-Compliant Package

#### TYPICAL OPERATING CIRCUIT




#### **APPLICATIONS**

- Wearable Devices
- **Smartphones and Tablets**
- **IoT Applications**
- Motion-based game controllers
- 3D remote controls for Internet connected DTVs and set top boxes, 3D mice

#### **FEATURES**

- 3-Axis Gyroscope with Programmable FSR of ±250dps, ±500dps, ±1000dps and ±2000dps
- 3-Axis Accelerometer with Programmable FSR of  $\pm 2g$ ,  $\pm 4g$ ,  $\pm 8g$  and  $\pm 16g$
- Onboard Digital Motion Processor (DMP)
- Android support
- SW features supported in DMP
  - Bring to See
  - Step Counter 0
  - **Step Detector**
  - Activity Classifier (walk, run, bike, still)
  - Calibration: Accel Bias, Compass Cal, Gyro
  - **Game Rotation Vector** 0
  - Significant Motion 0
  - Pick up 0
  - Rotation Vector (with Aux compass)
  - GeoMagnetic Rotation Vector (with Aux compass)
  - **Linear Acceleration** 0
  - Gravity 0
  - Orientation 0
  - 0 Tilt
- Auxiliary I2C interface for external sensors
- On-Chip 16-bit ADCs and Programmable Filters
- 7 MHz SPI or 400 kHz Fast Mode I<sup>2</sup>C
- Digital-output temperature sensor
- VDD operating range of 1.71V to 3.6V
- MEMS structure hermetically sealed and bonded at wafer level
- RoHS and Green compliant

#### **BLOCK DIAGRAM**



www.invensense.com

Document Number: DS-000179



## **TABLE OF CONTENTS**

	Gene	ral Description	1
	Orde	ring Information	1
	Typic	al Operating Circuit	1
	Appli	cations	1
	Featu	res	1
	Block	Diagram	1
1	Intro	duction	9
	1.1	Purpose and Scope	9
	1.2	Product Overview	9
	1.3	Applications	9
2	Featu	res	10
	2.1	Gyroscope Features	10
	2.2	Accelerometer Features	10
	2.3	DMP Features	10
	2.4	Additional Features	10
3	Electr	rical Characteristics	11
	3.1	Gyroscope Specifications	11
	3.2	Accelerometer Specifications	12
	3.3	Electrical Specifications	13
	3.4	I <sup>2</sup> C Timing Characterization	16
	3.5	SPI Timing Characterization	17
	3.6	Absolute Maximum Ratings	17
4	Appli	cations Information	19
	4.1	Pin Out Diagram and Signal Description	19
	4.2	Typical Operating Circuit	20
	4.3	Bill of Materials for External Components	20
	4.4	Block Diagram	21
	4.5	Overview	21
	4.6	Three-Axis MEMS Gyroscope with 16-bit ADCs and Signal Conditioning	22
	4.7	Three-Axis MEMS Accelerometer with 16-bit ADCs and Signal Conditioning	22
	4.8	Digital Motion Processor	22
	4.9	Primary I <sup>2</sup> C and SPI Serial Communications Interfaces	22
	4.10	Auxiliary I <sup>2</sup> C Serial Interface	24
	4.11	Self-Test	24
	4.12	Clocking	25
	4.13	Sensor Data Registers	25
	4.14	FIFO	25
	4.15	FSYNC	25



	4.16	Interrupts	25
	4.17	Digital-Output Temperature Sensor	25
	4.18	Bias and LDOs	25
	4.19	Charge Pump	25
	4.20	Standard Power Modes	26
5	Progra	ammable Interrupts	27
6	Digita	I Interface	28
	6.1	I <sup>2</sup> C and SPI Serial Interfaces	28
	6.2	I <sup>2</sup> C Interface	28
	6.3	I <sup>2</sup> C Communications Protocol	28
	6.4	I <sup>2</sup> C Terms	31
	6.5	SPI Interface	31
7	Orient	ation of Axes	33
	7.1	ICM-20648 Supported Interfaces	33
8	Packa	ge Dimensions	34
9	Part N	lumber Package Marking	36
10	Use N	otes	37
	10.1	Gyroscope Mode Transition	37
	10.2	Power Management 1 Register Setting	37
	10.3	DMP Memory Access	37
	10.4	Time Base Correction	37
	10.5	I <sup>2</sup> C Master Clock Frequency	37
	10.6	Clocking	37
	10.7	LP_EN Bit-Field Usage	38
	10.8	Register Access Using SPI Interface	38
11	Regist	er Map	39
	11.1	User Bank 0 Register Map	39
	11.2	User Bank 1 Register Map	40
	11.3	User Bank 2 Register Map	40
	11.4	User Bank 3 Register Map	41
12	USR B	ank 0 Register Map – Descriptions	42
	12.1	WHO_AM_I	42
	12.2	USER_CTRL	42
	12.3	LP_CONFIG	43
	12.4	PWR_MGMT_1	43
	12.5	PWR_MGMT_2	44
	12.6	INT_PIN_CFG	44
	12.7	INT_ENABLE	45
	12.8	INT_ENABLE_1	45
	12.9	INT ENABLE 2	46



12.10	INT_ENABLE_3	46
12.11	I2C_MST_STATUS	46
12.12	INT_STATUS	47
12.13	INT_STATUS_1	47
12.14	INT_STATUS_2	47
12.15	INT_STATUS_3	47
12.16	DELAY_TIMEH	48
12.17	DELAY_TIMEL	48
12.18	ACCEL_XOUT_H	48
12.19	ACCEL_XOUT_L	48
12.20	ACCEL_YOUT_H	49
12.21	ACCEL_YOUT_L	49
12.22	ACCEL_ZOUT_H	49
12.23	ACCEL_ZOUT_L	49
12.24	GYRO_XOUT_H	49
12.25	GYRO_XOUT_L	50
12.26	GYRO_YOUT_H	50
12.27	GYRO_YOUT_L	50
12.28	GYRO_ZOUT_H	50
12.29	GYRO_ZOUT_L	51
12.30	TEMP_OUT_H	51
12.31	TEMP_OUT_L	51
12.32	EXT_SLV_SENS_DATA_00	51
12.33	EXT_SLV_SENS_DATA_01	52
12.34	EXT_SLV_SENS_DATA_02	52
12.35	EXT_SLV_SENS_DATA_03	52
12.36	EXT_SLV_SENS_DATA_04	52
12.37	EXT_SLV_SENS_DATA_05	52
12.38	EXT_SLV_SENS_DATA_06	53
12.39	EXT_SLV_SENS_DATA_07	53
12.40	EXT_SLV_SENS_DATA_08	53
12.41	EXT_SLV_SENS_DATA_09	53
12.42	EXT_SLV_SENS_DATA_10	
12.43	EXT_SLV_SENS_DATA_11	54
12.44	EXT_SLV_SENS_DATA_12	54
12.45	EXT_SLV_SENS_DATA_13	54
12.46	EXT_SLV_SENS_DATA_14	
12.47	EXT_SLV_SENS_DATA_15	54
12.48	EXT_SLV_SENS_DATA_16	55
12.49	EXT_SLV_SENS_DATA_17	55



	12.50	EXT_SLV_SENS_DATA_18	55
	12.51	EXT_SLV_SENS_DATA_19	55
	12.52	EXT_SLV_SENS_DATA_20	56
	12.53	EXT_SLV_SENS_DATA_21	56
	12.54	EXT_SLV_SENS_DATA_22	56
	12.55	EXT_SLV_SENS_DATA_23	56
	12.56	FIFO_EN_1	57
	12.57	FIFO_EN_2	57
	12.58	FIFO_RST	57
	12.59	FIFO_MODE	58
	12.60	FIFO_COUNTH	58
	12.61	FIFO_COUNTL	58
	12.62	FIFO_R_W	58
	12.63	DATA_RDY_STATUS	59
	12.64	FIFO_CFG	59
	12.65	REG_BANK_SEL	59
13	USR Bar	nk 1 Register Map – Descriptions	60
	13.1	SELF_TEST_X_GYRO	60
	13.2	SELF_TEST_Y_GYRO	60
	13.3	SELF_TEST_Z_GYRO	60
	13.4	SELF_TEST_X_ACCEL	60
	13.5	SELF_TEST_Y_ACCEL	61
	13.6	SELF_TEST_Z_ACCEL	61
	13.7	XA_OFFS_H	61
	13.8	XA_OFFS_L	61
	13.9	YA_OFFS_H	61
	13.10	YA_OFFS_L	62
	13.11	ZA_OFFS_H	62
	13.12	ZA_OFFS_L	62
	13.13	TIMEBASE_CORRECTION_PLL	62
	13.14	REG_BANK_SEL	62
14	USR Bar	nk 2 Register Map – Descriptions	63
	14.1	GYRO_SMPLRT_DIV	63
	14.2	GYRO_CONFIG_1	63
	14.3	GYRO_CONFIG_2	64
	14.4	XG_OFFS_USRH	65
	14.5	XG_OFFS_USRL	65
	14.6	YG_OFFS_USRH	65
	14.7	YG_OFFS_USRL	65
	14.8	ZG_OFFS_USRH	65



	14.9	ZG_OFFS_USRL	65
	14.10	ODR_ALIGN_EN	66
	14.11	ACCEL_SMPLRT_DIV_1	66
	14.12	ACCEL_SMPLRT_DIV_2	66
	14.13	ACCEL_INTEL_CTRL	67
	14.14	ACCEL_WOM_THR	67
	14.15	ACCEL_CONFIG	67
	14.16	ACCEL_CONFIG_2	68
	14.17	FSYNC_CONFIG	69
	14.18	TEMP_CONFIG	70
	14.19	MOD_CTRL_USR	70
	14.20	REG_BANK_SEL	70
15	USR Baı	nk 3 Register Map – Descriptions	71
	15.1	I2C_MST_ODR_CONFIG	71
	15.2	I2C_MST_CTRL	71
	15.3	I2C_MST_DELAY_CTRL	72
	15.4	I2C_SLV0_ADDR	72
	15.5	I2C_SLVO_REG	72
	15.6	I2C_SLVO_CTRL	73
	15.7	I2C_SLV0_DO	73
	15.8	I2C_SLV1_ADDR	73
	15.9	I2C_SLV1_REG	74
	15.10	I2C_SLV1_CTRL	74
	15.11	I2C_SLV1_DO	75
	15.12	I2C_SLV2_ADDR	75
	15.13	I2C_SLV2_REG	75
	15.14	I2C_SLV2_CTRL	76
	15.15	I2C_SLV2_DO	76
	15.16	I2C_SLV3_ADDR	76
	15.17	I2C_SLV3_REG	77
	15.18	I2C_SLV3_CTRL	77
	15.19	I2C_SLV3_DO	77
	15.20	I2C_SLV4_ADDR	78
	15.21	I2C_SLV4_REG	78
	15.22	I2C_SLV4_CTRL	78
	15.23	I2C_SLV4_DO	78
	15.24	I2C_SLV4_DI	79
	15.25	REG_BANK_SEL	79
16	Referen	nce	80
17	Revision	n History	81





## **LIST OF FIGURES**

Figure 1. I <sup>2</sup> C Bus Timing Diagram	
Figure 2. SPI Bus Timing Diagram	
Figure 3. Pin out Diagram for ICM-20648 3.0 mm x 3.0 mm x 9 mm QFN	
Figure 4. ICM-20648 I <sup>2</sup> C Application Schematic	20
Figure 5. ICM-20648 SPI Application Schematic	20
Figure 6. ICM-20648 Block Diagram	21
Figure 7 ICM-20648 Solution Using I <sup>2</sup> C Interface	23
Figure 8. ICM-20648 Solution Using SPI Interface	24
Figure 9. START and STOP Conditions	28
Figure 10. Acknowledge on the I <sup>2</sup> C Bus	
Figure 11. Complete I <sup>2</sup> C Data Transfer	30
Figure. 12 Typical SPI Master / Slave Configuration	
Figure 13. Orientation of Axes of Sensitivity and Polarity of Rotation	
Figure 14. Package Dimensions	
Figure 15. Part Number Package Marking	





## **LIST OF TABLES**

Table 1. Gyroscope Specifications	11
Table 1. Gyroscope Specifications	12
Table 3. D.C. Electrical Characteristics	
Table 4. Gyroscope Noise and Current Consumption	14
Table 5. Accelerometer Noise and Current Consumption	
Table 6. A.C. Electrical Characteristics	
Table 7. Other Electrical Specifications	16
Table 7. Other Electrical Specifications Table 8. I <sup>2</sup> C Timing Characteristics	16
Table 9. SPI Timing Characteristics (7MHz)	17
Table 10. Absolute Maximum Ratings	
Table 11. Signal Descriptions	
Table 12. Bill of Materials	20
Table 13. Standard Power Modes for ICM-20648	26
Table 14. Table of Interrupt Sources	27
Table 15. Serial Interface	28
Table 16. I <sup>2</sup> C Terms	31
Table 17. Package Dimensions Table	35
Table 18. I <sup>2</sup> C Master Clock Frequency	



## 1 INTRODUCTION

#### 1.1 PURPOSE AND SCOPE

This document is a preliminary product specification, providing a description, specifications, and design related information on the ICM-20648 MotionTracking device.

Specifications are subject to change without notice. Final specifications will be updated based upon characterization of production silicon. For references to register map and descriptions of individual registers, please refer to the ICM-20648 Register Map and Register Descriptions document.

#### 1.2 PRODUCT OVERVIEW

The ICM-20648 is a MotionTracking device that combines a 3-axis gyroscope, 3-axis accelerometer, and a Digital Motion Processor™ (DMP) all in a small 3.0 mm x 3.0 mm x 0.9 mm QFN package. The device supports the following features:

- Android Lollipop support
- FIFO of size 512 bytes (FIFO size will vary depending on DMP feature-set)
- Runtime Calibration
- Enhanced FSYNC functionality to improve timing for applications like EIS

ICM-20648 devices, with their 6-axis integration, on-chip DMP, and run-time calibration firmware, enable manufacturers to eliminate the costly and complex selection, qualification, and system level integration of discrete devices, guaranteeing optimal motion performance for consumers.

The gyroscope has a programmable full-scale range of  $\pm 250$  dps,  $\pm 500$  dps,  $\pm 1000$  dps, and  $\pm 2000$  dps. The accelerometer has a user-programmable accelerometer full-scale range of  $\pm 2g$ ,  $\pm 4g$ ,  $\pm 8g$ , and  $\pm 16g$ . Factory-calibrated initial sensitivity of both sensors reduces production-line calibration requirements.

Other key features include on-chip 16-bit ADCs, programmable digital filters, an embedded temperature sensor, and programmable interrupts. The device features I<sup>2</sup>C and SPI serial interfaces, a VDD operating range of 1.71 to 3.6V, and a separate digital IO supply, VDDIO from 1.71V to 3.6V.

Communication with all registers of the device is performed using I<sup>2</sup>C at up to 100 kHz (standard-mode) or up to 400 kHz (fast-mode), or SPI at up to 7 MHz.

By leveraging its patented and volume-proven CMOS-MEMS fabrication platform, which integrates MEMS wafers with companion CMOS electronics through wafer-level bonding, TDK-InvenSense has driven the package size down to a footprint and thickness of 3.0 mm x 3.0 mm x 0.9 mm (24-pin QFN), to provide a very small yet high performance, low cost package. The device provides high robustness by supporting 10,000*g* shock reliability.

#### 1.3 APPLICATIONS

- Mobile phones and tablets
- Portable gaming
- Motion-based game controllers
- 3D remote controls for Internet connected DTVs and set top boxes, 3D mice
- Wearable sensors for health, fitness and sports



## 2 FEATURES

#### 2.1 GYROSCOPE FEATURES

The triple-axis MEMS gyroscope in the ICM-20648 includes the following features:

- Digital-output X-, Y-, and Z-axis angular rate sensors (gyroscopes) with a user-programmable full-scale range of ±250, ±500, ±1000, and ±2000°/sec and integrated 16-bit ADCs
- User-selectable ODR; User-selectable low pass filters
- Self-test

#### 2.2 ACCELEROMETER FEATURES

The triple-axis MEMS accelerometer in ICM-20648 includes the following features:

- Digital-output X-, Y-, and Z-axis accelerometer with a programmable full scale range of ±2g, ±4g, ±8g and ±16g and integrated 16-bit ADCs
- User-selectable ODR; User-selectable low pass filters
- Wake-on-motion interrupt for low power operation of applications processor
- Self-test

#### 2.3 DMP FEATURES

The DMP in ICM-20648 includes the following capabilities:

- Offloads computation of motion processing algorithms from the host processor. The DMP can be used to minimize power, simplify timing, simplify the software architecture, and save valuable MIPS on the host processor for use in applications.
- Optimized for Android Lollipop for low power features (AP suspended) including SMD, Step Count, Step Detect, Activity Classification, Rotation Vector, and Gaming Rotation Vector
- Optimized for Android Lollipop batching, both while the AP is active and suspended. The DMP will also batch data from externally connected sensors such as a compass, or pressure sensor.
- The DMP enables ultra-low power run-time and background calibration of the accelerometer, gyroscope, and compass, maintaining optimal performance of the sensor data for both physical and virtual sensors generated through sensor fusion.
   This enables the best user experience for all sensor enabled applications for the lifetime of the device.
- DMP features simplify the software architecture resulting in quicker time to market.
- DMP features are OS, Platform, and Architecture independent, supporting virtually any AP, MCU, or other embedded architecture.

#### 2.4 ADDITIONAL FEATURES

The ICM-20648 includes the following additional features:

- I<sup>2</sup>C at up to 100 kHz (standard-mode) or up to 400 kHz (fast-mode) or SPI at up to 7 MHz for communication with registers
- Auxiliary master I<sup>2</sup>C bus for reading data from external sensors (e.g. magnetometer)
- Digital-output temperature sensor
- 10,000g shock tolerant
- MEMS structure hermetically sealed and bonded at wafer level
- RoHS and Green compliant



## 3 ELECTRICAL CHARACTERISTICS

## 3.1 GYROSCOPE SPECIFICATIONS

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.

All specifications apply to Low-Power and Low-Noise Mode, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
	GYROSCOPE SENSITIVITY					
Full-Scale Range	GYRO_FS_SEL=0		±250		dps	1
	GYRO_FS_SEL=1		±500		dps	1
	GYRO_FS_SEL=2		±1000		dps	1
	GYRO_FS_SEL=3		±2000		dps	1
Gyroscope ADC Word Length			16		bits	1
Sensitivity Scale Factor	GYRO_FS_SEL=0		131		LSB/(dps)	1
	GYRO_FS_SEL=1		65.5		LSB/(dps)	1
	GYRO_FS_SEL=2		32.8		LSB/(dps)	1
	GYRO_FS_SEL=3		16.4		LSB/(dps)	1
Sensitivity Scale Factor Tolerance	25°C		±1.5		%	2
Sensitivity Scale Factor Variation Over Temperature	-40°C to +85°C		±3		%	2
Nonlinearity	Best fit straight line; 25°C		±0.1		%	2, 3
Cross-Axis Sensitivity			±2		%	2, 3
	ZERO-RATE OUTPUT (ZRO)					
Initial ZRO Tolerance	25°C (Component-level)		±5		dps	2
ZRO Variation Over Temperature	-40°C to +85°C ±(		±0.05		dps/°C	2
	GYROSCOPE NOISE PERFORMANCE (	FS_SEL=0)				
Noise Spectral Density	Based on Noise Bandwidth = 10Hz		0.015		dps/√Hz	2
Gyroscope Mechanical Frequencies		25	27	29	kHz	2
Low Pass Filter Response	Programmable Range	5.7		197	Hz	1, 3
Gyroscope Start-Up Time	From Full-Chip Sleep mode		35		ms	2, 3
	Low-Power Mode	4.4		562.5	Hz	
Output Data Rate	Low-Noise Mode GYRO_FCHOICE=1; GYRO_DLPFCFG=x	4.4		1.125k	Hz	1
	Low-Noise Mode GYRO_FCHOICE=0; GYRO_DLPFCFG=x			9k	Hz	

**Table 1. Gyroscope Specifications** 

#### Notes:

- 1. Guaranteed by design
- 2. Derived from validation or characterization of parts, not guaranteed in production
- 3. Low-noise mode specification



## 3.2 ACCELEROMETER SPECIFICATIONS

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.

All specifications apply to Low-Power and Low-Noise Mode, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS	NOTES
	ACCELEROMETER SENSITIV	'ITY				
	ACCEL_FS=0		±2		g	1
	ACCEL FS=1		±4		g	1
Full-Scale Range	ACCEL_FS=2		±8		g	1
	ACCEL_FS=3		±16		g	1
ADC Word Length	Output in two's complement format		16		bits	1
	ACCEL_FS=0		16,384		LSB/g	1
	ACCEL_FS=1		8,192		LSB/g	1
Sensitivity Scale Factor	ACCEL_FS=2		4,096		LSB/g	1
	ACCEL_FS=3		2,048		LSB/g	1
Initial Tolerance	Component-level		±0.5		%	2
Sensitivity Change vs. Temperature	-40°C to +85°C ACCEL_FS=0		±0.026		%/ºC	2
Nonlinearity	Best Fit Straight Line		±0.5		%	2, 3
Cross-Axis Sensitivity			±2		%	2, 3
	ZERO-G OUTPUT					
Initial Tolerance	Component-level, all axes		±25		m <i>g</i>	2
	Board-level, all axes		±50		m <i>g</i>	2
Zero-G Level Change vs. Temperature	0°C to +85°C		±0.80		m <i>g/</i> °C	2
	NOISE PERFORMANCE					
Noise Spectral Density	Based on Noise Bandwidth = 10Hz		230		μ <i>g</i> /√Hz	2
Low Pass Filter Response	Programmable Range	5.7		246	Hz	1, 3
Intelligence Function Increment			32		mg/LSB	1
A cooleye weeten Chartery Time	From Sleep mode			20	ms	2, 3
Accelerometer Startup Time	From Cold Start, 1ms V <sub>DD</sub> ramp			30	ms	2, 3
	Low-Power Mode	0.27		562.5	Hz	
	Low-Noise Mode					
	ACCEL_FCHOICE=1;	4.5		1.125k	Hz	
Output Data Rate	ACCEL_DLPFCFG=x					1
	Low-Noise Mode			4 51.	11-	
	ACCEL_FCHOICE=0; ACCEL_DLPFCFG=x			4.5k	Hz	
	ACCLL_DLYTCTG-X					

**Table 2. Accelerometer Specifications** 

#### Notes:

- 1. Guaranteed by design
- 2. Derived from validation or characterization of parts, not guaranteed in production
- 3. Low-noise mode specification



## 3.3 ELECTRICAL SPECIFICATIONS

#### **D.C. Electrical Characteristics**

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.

PARAMETER CONDITIONS		MIN	TYP	MAX	UNITS	NOTES
	SUPPLY VOLTAGES					
VDD	1.71	1.8	3.6	V	1	
VDDIO		1.71	1.8	3.6	V	1
	SUPPLY CURRENTS & BOOT TIME					
	6-Axis Gyroscope + Accelerometer		3.2		mA	1
Low-Noise Mode	3-Axis Accelerometer		0.75		μΑ	1
	3-Axis Gyroscope		2.6		mA	1
Gyroscope Only  (DMP & Accelerometer disabled)  Low-Power Mode, 102.3 Hz update ra averaging filter			1.23		mA	2, 3
Accelerometer Only (DMP & Gyroscope disabled)			68.9		μΑ	2, 3
Gyroscope + Accelerometer (DMP disabled)	Low-Power Mode, 102.3 Hz update rate, 1x averaging filter		1.27		mA	2, 3
Full-Chip Sleep Mode			8		μΑ	2
TEMPERATURE RANGE						
Specified Temperature Range	Performance parameters are not applicable beyond Specified Temperature Range	-40		+85	°C	1

**Table 3. D.C. Electrical Characteristics** 

### Notes:

- 1. Guaranteed by design
- 2. Derived from validation or characterization of parts, not guaranteed in production
- 3. The 102.3 Hz ODR value shown here is an example, please see the section below for the full list of ODRs supported and corresponding current values

### **Low-Power Mode Noise and Power Performance**

Table 4 and Table 5 contain Gyroscope and Accelerometer noise and current consumption values for low-power mode, for various ODRs and averaging filter settings. Please refer to the ICM-20648 Register Map for further information about the registers referenced in the tables below.

	Averages	1x	2x	4x	8x	16x	32x	64x	128x
	GYRO_FCHOICE	1	1	1	1	1	1	1	1
	GYRO_AVGCFG	0	1	2	3	4	5	6	7
	Ton [ms]	1.15	1.59	2.48	4.26	7.82	14.93	29.15	57.59
	NBW [Hz]	773.5	469.8	257.8	134.8	68.9	34.8	17.5	8.8
	RMS Noise [dps-rms] TYP (based on gyroscope noise: 0.015 dps/VHz)	0.42	0.33	0.24	0.17	0.12	0.09	0.06	0.04
GYRO_SMPLRT_DIV	ODR [Hz]								
255	4.4	1.04	1.05	1.05	1.06	1.09	1.14	1.24	1.45
64	17.3	1.07	1.08	1.10	1.15	1.25	1.45	1.85	N/A
63	17.6	1.07	1.08	1.11	1.16	1.26	1.46	1.87	
32	34.1	1.10	1.12	1.17	1.27	1.47	1.86	N,	/A



31	35.2	1.10	1.13	1.18	1.28	1.48	1.89	
22	48.9	1.13	1.16	1.23	1.37	1.66	2.22	
16	66.2	1.16	1.21	1.30	1.49	1.88		N/A
15	70.3	1.17	1.22	1.32	1.52	1.93		
10	102.3	1.23	1.30	1.45	1.74	2.34		
8	125.0	1.27	1.36	1.54	1.90		١	N/A
7	140.6	1.30	1.40	1.60	2.01			
5	187.5	1.38	1.52	1.79	2.33			
4	225.0	1.45	1.62	1.94		N/A		
3	281.3	1.56	1.76	2.17				
2	375.0	1.74	2.00	2.00 N/A				
1	562.5	2.09	N/A					

**Table 4. Gyroscope Noise and Current Consumption** 

	Averages	1x	4x	8x	16x	32x
	ACCEL_FCHOICE	0	1	1	1	1
	ACCEL_DLPFCFG	х	7	7	7	7
	DEC3_CFG	0	0	1	2	3
	Ton (ms)	0.821	1.488	2.377	4.154	7.71
	NBW (Hz)	1237.5	496.8	264.8	136.5	69.2
	RMS Noise [mg-rms] TYP (based on accelerometer noise: 230 µg/VHz)	8.1	5.1	3.7	2.7	1.9
ACCEL_SMPLRT_DIV	ODR [Hz]	Current Consumption [μA] TYP				
4095	0.27	6.2	6.3	6.5	6.9	7.6
2044	0.55	6.3	6.6	7.0	7.7	9.2
1022	1.1	6.7	7.2	8.0	9.4	12.3
513	2.2	7.3	8.4	9.9	12.8	18.6
255	4.4	8.7	10.9	13.8	19.7	31.4
127	8.8	11.4	15.8	21.6	33.3	56.7
63	17.6	16.8	25.6	37.3	60.7	107.5
31	35.2	27.6	45.2	68.6	115.3	208.9
22	48.9	36.1	60.5	93.0	158.1	288.3
15	70.3	49.2	84.3	131.1	224.7	411.9
10	102.3	68.9	119.9	188.0	324.1	596.3
7	140.6	92.4	162.7	256.3	443.3	N/A
5	187.5	121.2	214.9			
3	281.3	178.9	319.3	N/A		
1	562.5	351.7		N/A		

**Table 5. Accelerometer Noise and Current Consumption** 

### **A.C. Electrical Characteristics**

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.



PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS	NOTE S
	SU	PPLIES				
Supply Ramp Time (T <sub>RAMP</sub> )	Monotonic ramp. Ramp rate is 10% to 90% of the final value.	0.01	20	100	ms	1
	TEMPERA	TURE SENSOR				
Operating Range	Ambient	-40		85	°C	
Sensitivity	Untrimmed		333.87		LSB/°C	1
Room Temp Offset	21°C		0		LSB	
	POWER	R-ON RESET				
Supply Ramp Time (T <sub>RAMP</sub> )	Valid power-on RESET	0.01	20	100	ms	1
Start-up time for register read/write	From power-up		11	100	ms	1
I <sup>2</sup> C ADDRESS	AD0 = 0		1101000			
I-C ADDRESS	AD0 = 1		1101001			
	DIGITAL INPUTS (FS	YNC, ADO, SCLK,	SDI, CS)			
V <sub>IH</sub> , High Level Input Voltage		0.7*VDDIO		I	V	T
V <sub>IL</sub> , Low Level Input Voltage				0.3*VDDIO	V	1
C <sub>I</sub> , Input Capacitance			< 10	0.00 122.00	pF	_
2,p. 2 22, 23, 23, 23, 23			120		۲۰	
		TPUT (SDO, INT)	T T	T		
V <sub>OH</sub> , High Level Output Voltage	$R_{LOAD}=1 M\Omega;$	0.9*VDDIO			V	
V <sub>OL1</sub> , LOW-Level Output Voltage	$R_{LOAD}=1 M\Omega;$			0.1*VDDIO	V	
V <sub>OL.INT1</sub> , INT Low-Level Output Voltage	OPEN=1, 0.3 mA sink Current			0.1	V	1
Output Leakage Current	OPEN=1		100		nA	
t <sub>INT</sub> , INT Pulse Width	LATCH_INT_EN=0		50		μs	1
	1201/0	(SCL SDA)	•	<u> </u>		
V <sub>IL</sub> , LOW Level Input Voltage		(SCL, SDA) -0.5V	I	0.3*VDDIO	V	
V <sub>IH</sub> , HIGH-Level Input Voltage		0.7*VDDIO		VDDIO + 0.5V		
		0.7 VDDIO	0.1*VDDIO	VDDIO 1 0.5V		-
V <sub>hys</sub> , Hysteresis	2 4 1 1		0.1.40010		-	
V <sub>OL</sub> , LOW-Level Output Voltage	3mA sink current	0	_	0.4	V	1
I <sub>OL</sub> , LOW-Level Output Current	V <sub>OL</sub> =0.4V		3		mA	_
	V <sub>OL</sub> =0.6V		6		mA	_
Output Leakage Current			100		nA	_
t <sub>of</sub> , Output Fall Time from V <sub>IHmax</sub> to	C <sub>b</sub> bus capacitance in pf	20+0.1C <sub>b</sub>		250	ns	
V <sub>ILmax</sub>	ΔΙΙΧΙΙΙΔ <b>Ε</b> Υ Ι/Ω	(AUX_CL, AUX_I	<u> </u>   Δ			
V <sub>IL</sub> , LOW-Level Input Voltage	AOAILLIANTIJO	-0.5V		0.3*VDDIO	V	Т
V <sub>IH</sub> , HIGH-Level Input Voltage		0.7* VDDIO		VDDIO + 0.5V		
		0.7 VDDIO	0.1* VDDIO	VDDIO + 0.3V	V	$\dashv$
V <sub>hys</sub> , Hysteresis	VDDIO > 3V: 4 A -t1		טוטטע ייזיי			4
V <sub>OL1</sub> , LOW-Level Output Voltage	VDDIO > 2V; 1mA sink current	0		0.4	V	_
V <sub>OL3</sub> , LOW-Level Output Voltage	VDDIO < 2V; 1mA sink current	0		0.2* VDDIO	V	1
I <sub>OL</sub> , LOW-Level Output Current	$V_{OL} = 0.4V$		3		mA	
	$V_{OL} = 0.6V$		6		mA	
Output Leakage Current			100		nA	
$t_{\text{of}}\text{, Output Fall Time from }V_{\text{IHmax}}$ to $V_{\text{ILmax}}$	C <sub>b</sub> bus capacitance in pF	20+0.1C <sub>b</sub>		250	ns	
		CLOCK SOURCE				
Clock Frequency Initial Tolerance	Accelerometer Only Mode	-5	1	+5	%	1



PARAMETER	CONDITIONS	MIN	ТҮР	МАХ	UNITS	NOTE S
	Gyroscope or 6-Axis Mode WITHOUT Timebase Correction	-9		+9	%	1
	Gyroscope or 6-Axis Mode WITH Timebase Correction	-1		+1		
Frequency Variation over	Accelerometer Only Mode	-10		+10	%	1
Temperature	Gyroscope or 6-Axis Mode		±1		%	1

**Table 6. A.C. Electrical Characteristics** 

#### Notes:

1. Guaranteed by design

## **Other Electrical Specifications**

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.

PARAMETER CONDITIONS		MIN	ТҮР	MAX	UNITS	NOTES
	SERIAL INTERFACE					
SPI Operating Frequency, All Registers	Low Speed Characterization		100 ±10%		kHz	
Read/Write	High Speed Characterization		7 ±10%		MHz	
I <sup>2</sup> C Operation Frances	All registers, Fast-mode			400	kHz	
I <sup>2</sup> C Operating Frequency	All registers, Standard-mode			100	kHz	

**Table 7. Other Electrical Specifications** 

#### Notes:

1. Derived from validation or characterization of parts, not guaranteed in production.

## 3.4 I<sup>2</sup>C TIMING CHARACTERIZATION

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.

PARAMETERS	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
I <sup>2</sup> C TIMING	I <sup>2</sup> C FAST-MODE					
f <sub>SCL</sub> , SCL Clock Frequency				400	kHz	1, 2
t <sub>HD.STA</sub> , (Repeated) START Condition Hold Time		0.6			μs	1, 2
t <sub>LOW</sub> , SCL Low Period		1.3			μs	1, 2
t <sub>нібн</sub> , SCL High Period		0.6			μs	1, 2
t <sub>SU.STA</sub> , Repeated START Condition Setup Time		0.6			μs	1, 2
t <sub>HD.DAT</sub> , SDA Data Hold Time		0			μs	1, 2
t <sub>SU.DAT</sub> , SDA Data Setup Time		100			ns	1, 2
t <sub>r</sub> , SDA and SCL Rise Time	C <sub>b</sub> bus cap. from 10 to 400pF	20+0.1C <sub>b</sub>		300	ns	1, 2
t <sub>f</sub> , SDA and SCL Fall Time	C <sub>b</sub> bus cap. from 10 to 400pF	20+0.1C <sub>b</sub>		300	ns	1, 2
t <sub>SU.STO</sub> , STOP Condition Setup Time		0.6			μs	1, 2
$t_{\mbox{\scriptsize BUF}},$ Bus Free Time Between STOP and START Condition		1.3			μs	1, 2
C <sub>b</sub> , Capacitive Load for each Bus Line			< 400		pF	1, 2
t <sub>VD.DAT</sub> , Data Valid Time				0.9	μs	1, 2
t <sub>VD.ACK</sub> , Data Valid Acknowledge Time				0.9	μs	1, 2

Table 8. I<sup>2</sup>C Timing Characteristics

#### Notes:

- 1. Timing Characteristics apply to both Primary and Auxiliary I2C Bus
- 2. Based on characterization of 5 parts over temperature and voltage as mounted on evaluation board or in sockets




Figure 1. I<sup>2</sup>C Bus Timing Diagram

#### 3.5 SPI TIMING CHARACTERIZATION

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V, T<sub>A</sub>=25°C, unless otherwise noted.

Parameters	Conditions	Min	Typical	Max	Units	Notes
SPI TIMING						
f <sub>SCLK</sub> , SCLK Clock Frequency				7	MHz	
t <sub>LOW</sub> , SCLK Low Period		64			ns	
t <sub>HIGH</sub> , SCLK High Period		64			ns	
t <sub>SU.CS</sub> , CS Setup Time		8			ns	
t <sub>HD.CS</sub> , CS Hold Time		500			ns	
t <sub>SU.SDI</sub> , SDI Setup Time		5			ns	
t <sub>HD.SDI</sub> , SDI Hold Time		7			ns	
t <sub>VD.SDO</sub> , SDO Valid Time	C <sub>load</sub> = 20 pF			59	ns	
t <sub>HD.SDO</sub> , SDO Hold Time	C <sub>load</sub> = 20 pF	6			ns	
t <sub>DIS.SDO</sub> , SDO Output Disable Time				50	ns	

Table 9. SPI Timing Characteristics (7MHz)

#### Notes:

1. Based on characterization of 5 parts over temperature and voltage as mounted on evaluation board or in sockets




Figure 2. SPI Bus Timing Diagram

### 3.6 ABSOLUTE MAXIMUM RATINGS

Stress above those listed as "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to the absolute maximum ratings conditions for extended periods may affect device reliability.

PARAMETER	RATING
Supply Voltage, VDD	-0.5V to 4V
Supply Voltage, VDDIO	-0.5V to 4V
REGOUT	-0.5V to 2V
Input Voltage Level (AUX_DA, AD0, FSYNC, INT, SCL, SDA)	-0.5V to VDD + 0.5V
Acceleration (Any Axis, unpowered)	10,000g for 0.2 ms
Operating Temperature Range	-40°C to +105°C
Storage Temperature Range	-40°C to +125°C
Electrostatic Discharge (ESD) Protection	2 kV (HBM); 200V (MM)
Latch-up	JEDEC Class II (2),125°C ±100 mA

**Table 10. Absolute Maximum Ratings** 



## **APPLICATIONS INFORMATION**

### 4.1 PIN OUT DIAGRAM AND SIGNAL DESCRIPTION

PIN NUMBER	PIN NAME	PIN DESCRIPTION
7	AUX_CL	I <sup>2</sup> C Master serial clock, for connecting to external sensors.
8	VDDIO	Digital I/O supply voltage.
9	AD0 / SDO	I <sup>2</sup> C Slave Address LSB (AD0); SPI serial data output (SDO).
10	REGOUT	Regulator filter capacitor connection.
11	FSYNC	Frame synchronization digital input. Connect to GND if unused.
12	INT1	Interrupt 1.
13	VDD	Power supply voltage.
18	GND	Power supply ground.
19	INT2	Interrupt 2.
20	RESV	Reserved. Connect to GND.
21	AUX_DA	I <sup>2</sup> C master serial data, for connecting to external sensors.
22	nCS	Chip select (SPI mode only).
23	SCL / SCLK	I <sup>2</sup> C serial clock (SCL); SPI serial clock (SCLK).
24	SDA / SDI	I <sup>2</sup> C serial data (SDA); SPI serial data input (SDI).
1 – 6, 14 - 17	NC	No Connect pins. Do not connect.

**Table 11. Signal Descriptions** 




Figure 3. Pin out Diagram for ICM-20648 3.0 mm x 3.0 mm x 9 mm QFN

## 4.2 TYPICAL OPERATING CIRCUIT




Figure 4. ICM-20648 I<sup>2</sup>C Application Schematic




Figure 5. ICM-20648 SPI Application Schematic

## 4.3 BILL OF MATERIALS FOR EXTERNAL COMPONENTS

COMPONENT	LABEL	SPECIFICATION	QUANTITY
Regulator Filter Capacitor	C1	Ceramic, X7R, 0.1 μF ±10%, 2V	1
VDD Bypass Capacitor	C2	Ceramic, X7R, 0.1 μF ±10%, 4V	1
VDDIO Bypass Capacitor	C3	Ceramic, X7R, 0.1 μF ±10%, 4V	1

**Table 12. Bill of Materials** 



#### 4.4 BLOCK DIAGRAM




Figure 6. ICM-20648 Block Diagram

## 4.5 **OVERVIEW**

The ICM-20648 is comprised of the following key blocks and functions:

- Three-axis MEMS rate gyroscope sensor with 16-bit ADCs and signal conditioning
- Three-axis MEMS accelerometer sensor with 16-bit ADCs and signal conditioning
- Digital Motion Processor (DMP) engine
- Primary I<sup>2</sup>C and SPI serial communications interfaces
- Auxiliary I<sup>2</sup>C serial interface
- Self-Test
- Clocking
- Sensor Data Registers
- FIFO
- FSYNC
- Interrupts
- Digital-Output Temperature Sensor
- Bias and LDOs
- Charge Pump
- Power Modes



#### 4.6 THREE-AXIS MEMS GYROSCOPE WITH 16-BIT ADCS AND SIGNAL CONDITIONING

The ICM-20648 consists of three independent vibratory MEMS rate gyroscopes, which detect rotation about the X-, Y-, and Z- Axes. When the gyros are rotated about any of the sense axes, the Coriolis Effect causes a vibration that is detected by a capacitive pickoff. The resulting signal is amplified, demodulated, and filtered to produce a voltage that is proportional to the angular rate. This voltage is digitized using individual on-chip 16-bit Analog-to-Digital Converters (ADCs) to sample each axis. The full-scale range of the gyro sensors may be digitally programmed to ±250, ±500, ±1000, or ±2000 degrees per second (dps).

#### 4.7 THREE-AXIS MEMS ACCELEROMETER WITH 16-BIT ADCS AND SIGNAL CONDITIONING

The ICM-20648's 3-Axis accelerometer uses separate proof masses for each axis. Acceleration along a particular axis induces displacement on the corresponding proof mass, and capacitive sensors detect the displacement differentially. The ICM-20648's architecture reduces the accelerometers' susceptibility to fabrication variations as well as to thermal drift. When the device is placed on a flat surface, it will measure 0g on the X- and Y-axes and +1g on the Z-axis. The accelerometers' scale factor is calibrated at the factory and is nominally independent of supply voltage. Each sensor has a dedicated sigma-delta ADC for providing digital outputs. The full scale range of the digital output can be adjusted to  $\pm 2g$ ,  $\pm 4g$ ,  $\pm 8g$ , or  $\pm 16g$ .

#### 4.8 DIGITAL MOTION PROCESSOR

The embedded Digital Motion Processor (DMP) within the ICM-20648 offloads computation of motion processing algorithms from the host processor. The DMP acquires data from accelerometers, gyroscopes, and additional 3<sup>rd</sup> party sensors such as magnetometers, and processes the data. The resulting data can be read from the FIFO. The DMP has access to the external pins, which can be used for generating interrupts.

The purpose of the DMP is to offload both timing requirements and processing power from the host processor. Typically, motion processing algorithms should be run at a high rate, often around 200 Hz, in order to provide accurate results with low latency. This is required even if the application updates at a much lower rate; for example, a low power user interface may update as slowly as 5 Hz, but the motion processing should still run at 200 Hz. The DMP can be used to minimize power, simplify timing, simplify the software architecture, and save valuable MIPS on the host processor for use in applications.

The DMP is optimized for Android Lollipop support.

## 4.9 PRIMARY I<sup>2</sup>C AND SPI SERIAL COMMUNICATIONS INTERFACES

The ICM-20648 communicates to a system processor using either a SPI or an  $I^2C$  serial interface. The ICM-20648 always acts as a slave when communicating to the system processor. The LSB of the of the  $I^2C$  slave address is set by pin 1 (AD0).

#### ICM-20648 Solution Using I<sup>2</sup>C Interface

In Figure 7, the system processor is an I<sup>2</sup>C master to the ICM-20648. In addition, the ICM-20648 is an I<sup>2</sup>C master to the optional external compass sensor. The ICM-20648 has limited capabilities as an I<sup>2</sup>C Master, and depends on the system processor to manage the initial configuration of any auxiliary sensors. The ICM-20648 has an interface bypass multiplexer, which connects the system processor I<sup>2</sup>C bus pins 23 and 24 (SCL and SDA) directly to the auxiliary sensor I<sup>2</sup>C bus pins 7 and 21 (AUX CL and AUX DA).

Once the auxiliary sensors have been configured by the system processor, the interface bypass multiplexer should be disabled so that the ICM-20648 auxiliary I<sup>2</sup>C master can take control of the sensor I<sup>2</sup>C bus and gather data from the auxiliary sensors.

Page 22 of 82




Figure 7. ICM-20648 Solution Using I<sup>2</sup>C Interface

## **ICM-20648 Solution Using SPI Interface**

In Figure 8, the system processor is an SPI master to the ICM-20648. Pins 9, 22, 23, and 24 are used to support the SDO, nCS, SCLK, and SDI signals for SPI communications. Because these SPI pins are shared with the I<sup>2</sup>C slave pins (9, 23 and 24), the system processor cannot access the auxiliary I<sup>2</sup>C bus through the interface bypass multiplexer, which connects the processor I<sup>2</sup>C interface pins to the sensor I<sup>2</sup>C interface pins. Since the ICM-20648 has limited capabilities as an I<sup>2</sup>C Master, and depends on the system processor to manage the initial configuration of any auxiliary sensors, another method must be used for programming the sensors on the auxiliary sensor I<sup>2</sup>C bus pins 7 and 21 (AUX\_CL and AUX\_DA).

When using SPI communications between the ICM-20648 and the system processor, configuration of devices on the auxiliary  $I^2C$  sensor bus can be achieved by using  $I^2C$  Slaves 0-4 to perform read and write transactions on any device and register on the auxiliary  $I^2C$  bus. The  $I^2C$  Slave 4 interface can be used to perform only single byte read and write transactions. Once the external sensors have been configured, the ICM-20648 can perform single or multi-byte reads using the sensor  $I^2C$  bus. The read results from the Slave 0-3 controllers can be written to the FIFO buffer as well as to the external sensor registers.

For further information regarding the control of the ICM-20648's auxiliary I<sup>2</sup>C interface, please refer to the ICM-20648 Register Map and Register Descriptions document.




Figure 8. ICM-20648 Solution Using SPI Interface

## 4.10 AUXILIARY I<sup>2</sup>C SERIAL INTERFACE

The ICM-20648 has an auxiliary I<sup>2</sup>C bus for communicating to an off-chip 3-Axis digital output magnetometer or other sensors. This bus has two operating modes:

- I<sup>2</sup>C Master Mode: The ICM-20648 acts as a master to any external sensors connected to the auxiliary I<sup>2</sup>C bus
- <u>Pass-Through Mode</u>: The ICM-20648 directly connects the primary and auxiliary I<sup>2</sup>C buses together, allowing the system processor to directly communicate with any external sensors.

### Auxiliary I<sup>2</sup>C Bus Modes of Operation:

• <u>I<sup>2</sup>C Master Mode</u>: Allows the ICM-20648 to directly access the data registers of external digital sensors, such as a magnetometer. In this mode, the ICM-20648 directly obtains data from auxiliary sensors without intervention from the system applications processor.

For example, in I<sup>2</sup>C Master mode, the ICM-20648 can be configured to perform burst reads, returning the following data from a magnetometer:

- X magnetometer data (2 bytes)
- Y magnetometer data (2 bytes)
- Z magnetometer data (2 bytes)

The I<sup>2</sup>C Master can be configured to read up to 24 bytes from up to 4 auxiliary sensors. A fifth sensor can be configured to work single byte read/write mode.

• <u>Pass-Through Mode</u>: Allows an external system processor to act as master and directly communicate to the external sensors connected to the auxiliary I<sup>2</sup>C bus pins (AUX\_DA and AUX\_CL). In this mode, the auxiliary I<sup>2</sup>C bus control logic (3<sup>rd</sup> party sensor interface block) of the ICM-20648 is disabled, and the auxiliary I<sup>2</sup>C pins AUX\_CL and AUX\_DA (pins 7 and 21) are connected to the main I<sup>2</sup>C bus (Pins 23 and 24) through analog switches internally. Pass-Through mode is useful for configuring the external sensors.

#### 4.11 SELF-TEST

Self-test allows for the testing of the mechanical and electrical portions of the sensors. The self-test for each measurement axis can be activated by means of the gyroscope and accelerometer self-test registers.

When the self-test is activated, the electronics cause the sensors to be actuated and produce an output signal. The output signal is used to observe the self-test response.

The self-test response is defined as follows:

SELF-TEST RESPONSE = SENSOR OUTPUT WITH SELF-TEST ENABLED - SENSOR OUTPUT WITHOUT SELF-TEST ENABLED



When the value of the self-test response is within the specified min/max limits, the part has passed self-test. When the self-test response exceeds the min/max values, the part is deemed to have failed self-test. It is recommended to use TDK-InvenSense MotionApps software for executing self-test.

#### 4.12 CLOCKING

The internal system clock sources include: (1) an internal relaxation oscillator, and (2) a PLL with MEMS gyroscope oscillator as the reference clock. With the recommended clock selection setting (CLKSEL = 1), the best clock source for optimum sensor performance and power consumption will be automatically selected based on the power mode. Specifically, the internal relaxation oscillator will be selected when operating in accelerometer only mode, while the PLL will be selected whenever gyroscope is on, which includes gyroscope and 6-axis modes.

As clock accuracy is critical to the preciseness of distance and angle calculations performed by DMP, it should be noted that the internal relaxation oscillator and PLL show different performances in some aspects. The internal relaxation oscillator is trimmed to have a consistent operating frequency at room temperature, while the PLL clock frequency varies from part to part. The PLL frequency deviation from the nominal value in percentage is captured in register TIMEBASE\_CORRECTION\_PLL (detailed in section 12.5), and users can factor it in during distance and angle calculations to not sacrifice accuracy. Other than that, PLL has better frequency stability and lower frequency variation over temperature than the internal relaxation oscillator.

#### 4.13 SENSOR DATA REGISTERS

The sensor data registers contain the latest gyro, accelerometer, auxiliary sensor, and temperature measurement data. They are read-only registers, and are accessed via the serial interface. Data from these registers may be read anytime.

#### 4.14 FIFO

The ICM-20648 contains a FIFO of size 512 bytes (FIFO size will vary depending on DMP feature-set) that is accessible via the Serial Interface. The FIFO configuration register determines which data is written into the FIFO. Possible choices include gyro data, accelerometer data, temperature readings, auxiliary sensor readings, and FSYNC input.

A FIFO counter keeps track of how many bytes of valid data are contained in the FIFO. The FIFO register supports burst reads. The interrupt function may be used to determine when new data is available.

For further information regarding the FIFO, please refer to the ICM-20648 Register Map and Register Descriptions document.

## **4.15 FSYNC**

The FSYNC pin can be used from an external interrupt source to wake up the device from sleep. It is particularly useful in EIS applications to synchronize the gyroscope ODR with external inputs from an imaging sensor. Connecting the VSYNC or HSYNC pin of the image sensor subsystem to FSYNC on ICM-20648 allows timing synchronization between the two otherwise unconnected subsystems.

An FSYNC\_ODR delay time register is used to capture the delay between an FSYNC pulse and the very next gyroscope data ready pulse.

#### 4.16 INTERRUPTS

Interrupt functionality is configured via the Interrupt Configuration register. Items that are configurable include the INT pins configuration, the interrupt latching and clearing method, and triggers for the interrupt. Section 5 provides a summary of interrupt sources. The ICM-20648 includes two interrupt pins, INT1 and INT2. Certain DMP based interrupts are mapped to INT2 while all other interrupts are mapped to INT1. The interrupt status can be read from the Interrupt Status register.

For further information regarding interrupts, please refer to the ICM-20648 Register Map and Register Descriptions document.

#### 4.17 DIGITAL-OUTPUT TEMPERATURE SENSOR

An on-chip temperature sensor and ADC are used to measure the ICM-20648 die temperature. The readings from the ADC can be read from the FIFO or the Sensor Data registers.

#### 4.18 BIAS AND LDOS

The bias and LDO section generates the internal supply and the reference voltages and currents required by the ICM-20648. Its two inputs are an unregulated VDD and a VDDIO logic reference supply voltage. The LDO output is bypassed by a capacitor at REGOUT. For further details on the capacitor, please refer to the Bill of Materials for External Components.

#### 4.19 CHARGE PUMP

An on-chip charge pump generates the high voltage required for the MEMS oscillators.



## **4.20 STANDARD POWER MODES**

The following table lists the user-accessible power modes for ICM-20648.

MODE	NAME	GYRO	ACCEL	DMP
1	Sleep Mode	Off	Off	Off
2	Accelerometer Mode	Off	Low-Noise or Low-Power	Duty-Cycled or Off
3	Gyroscope Mode	Low-Noise or Low-Power	Off	Duty-Cycled or Off
4	6-Axis Mode	Low-Noise or Low-Power	Low-Noise or Low-Power	Duty-Cycled or Off
5	DMP only mode	Off	Off	Duty-Cycled

Table 13. Standard Power Modes for ICM-20648



## 5 PROGRAMMABLE INTERRUPTS

The ICM-20648 has a programmable interrupt system which can generate an interrupt signal on the INT pin. Status flags indicate the source of an interrupt. Interrupt sources may be enabled and disabled individually.

INTERRUPT NAME	MODULE
Motion Detection	Motion
FIFO Overflow	FIFO
Data Ready	Sensor Registers
DMP	DMP

**Table 14. Table of Interrupt Sources** 



## 6 DIGITAL INTERFACE

#### 6.1 I<sup>2</sup>C AND SPI SERIAL INTERFACES

The internal registers and memory of the ICM-20648 can be accessed using either I<sup>2</sup>C at 400 kHz or SPI at 7 MHz. SPI operates in four-wire mode.

PIN NUMBER	PIN NAME	PIN DESCRIPTION
9	AD0/SDO	I <sup>2</sup> C Slave Address LSB (AD0); SPI serial data output (SDO)
22	nCS	Chip select (SPI mode only)
23	SCL / SCLK	I <sup>2</sup> C serial clock (SCL); SPI serial clock (SCLK)
24	SDA / SDI	I <sup>2</sup> C serial data (SDA); SPI serial data input (SDI)

**Table 15. Serial Interface** 

#### Note:

To prevent switching into I<sup>2</sup>C mode when using SPI, the I<sup>2</sup>C interface should be disabled by setting the I2C\_IF\_DIS configuration bit. Setting this bit should be performed immediately after waiting for the time specified by the "Start-Up Time for Register Read/Write" in Section 6.3. For further information regarding the I2C\_IF\_DIS bit, please refer to the ICM-20648 Register Map and Register Descriptions document.

#### 6.2 I<sup>2</sup>C INTERFACE

 $I^2C$  is a two-wire interface comprised of the signals serial data (SDA) and serial clock (SCL). In general, the lines are open-drain and bidirectional. In a generalized  $I^2C$  interface implementation, attached devices can be a master or a slave. The master device puts the slave address on the bus, and the slave device with the matching address acknowledges the master.


The ICM-20648 always operates as a slave device when communicating to the system processor, which thus acts as the master. SDA and SCL lines typically need pull-up resistors to VDD. The maximum bus speed is 400 kHz.

The slave address of the ICM-20648 is b110100X which is 7 bits long. The LSB bit of the 7 bit address is determined by the logic level on pin AD0. This allows two ICM-20648s to be connected to the same I<sup>2</sup>C bus. When used in this configuration, the address of the one of the devices should be b1101000 (pin AD0 is logic low) and the address of the other should be b1101001 (pin AD0 is logic high).

#### 6.3 I<sup>2</sup>C COMMUNICATIONS PROTOCOL

START (S) and STOP (P) Conditions

Communication on the I<sup>2</sup>C bus starts when the master puts the START condition (S) on the bus, which is defined as a HIGH-to-LOW transition of the SDA line while SCL line is HIGH (see figure below). The bus is considered to be busy until the master puts a STOP condition (P) on the bus, which is defined as a LOW to HIGH transition on the SDA line while SCL is HIGH (see figure below). Additionally, the bus remains busy if a repeated START (Sr) is generated instead of a STOP condition.



**Figure 9. START and STOP Conditions** 



I<sup>2</sup>C data bytes are defined to be 8-bits long. There is no restriction to the number of bytes transmitted per data transfer. Each byte transferred must be followed by an acknowledge (ACK) signal. The clock for the acknowledge signal is generated by the master, while the receiver generates the actual acknowledge signal by pulling down SDA and holding it low during the HIGH portion of the acknowledge clock pulse.

If a slave is busy and cannot transmit or receive another byte of data until some other task has been performed, it can hold SCL LOW, thus forcing the master into a wait state. Normal data transfer resumes when the slave is ready, and releases the clock line (refer to the following figure).




Figure 10. Acknowledge on the I2C Bus



#### **Communications**

After beginning communications with the START condition (S), the master sends a 7-bit slave address followed by an 8<sup>th</sup> bit, the read/write bit. The read/write bit indicates whether the master is receiving data from or is writing to the slave device. Then, the master releases the SDA line and waits for the acknowledge signal (ACK) from the slave device. Each byte transferred must be followed by an acknowledge bit. To acknowledge, the slave device pulls the SDA line LOW and keeps it LOW for the high period of the SCL line. Data transmission is always terminated by the master with a STOP condition (P), thus freeing the communications line. However, the master can generate a repeated START condition (Sr), and address another slave without first generating a STOP condition (P). A LOW to HIGH transition on the SDA line while SCL is HIGH defines the stop condition. All SDA changes should take place when SCL is low, with the exception of start and stop conditions.




Figure 11. Complete I<sup>2</sup>C Data Transfer

To write the internal ICM-20648 registers, the master transmits the start condition (S), followed by the I<sup>2</sup>C address and the write bit (0). At the 9<sup>th</sup> clock cycle (when the clock is high), the ICM-20648 acknowledges the transfer. Then the master puts the register address (RA) on the bus. After the ICM-20648 acknowledges the reception of the register address, the master puts the register data onto the bus. This is followed by the ACK signal, and data transfer may be concluded by the stop condition (P). To write multiple bytes after the last ACK signal, the master can continue outputting data rather than transmitting a stop signal. In this case, the ICM-20648 automatically increments the register address and loads the data to the appropriate register. The following figures show single and two-byte write sequences.

#### Single-Byte Write Sequence

Master	S	AD+W		RA		DATA		Р
Slave			ACK		ACK		ACK	

#### Burst Write Sequence

Master	S	AD+W		RA		DATA		DATA		Р
Slave			ACK		ACK		ACK		ACK	

To read the internal ICM-20648 registers, the master sends a start condition, followed by the  $I^2C$  address and a write bit, and then the register address that is going to be read. Upon receiving the ACK signal from the ICM-20648, the master transmits a start signal followed by the slave address and read bit. As a result, the ICM-20648 sends an ACK signal and the data. The communication ends with a not acknowledge (NACK) signal and a stop bit from master. The NACK condition is defined such that the SDA line remains high at the  $9^{th}$  clock cycle. The following figures show single and two-byte read sequences.

#### Single-Byte Read Sequence

Master	S	AD+W		RA		S	AD+R			NACK	Р
Slave			ACK		ACK			ACK	DATA		

## **Burst Read Sequence**

Master	S	AD+W		RA		S	AD+R			ACK		NACK	Р
Slave			ACK		ACK			ACK	DATA		DATA		



### 6.4 I<sup>2</sup>C TERMS

SIGNAL	DESCRIPTION
S	Start Condition: SDA goes from high to low while SCL is high
AD	Slave I <sup>2</sup> C address
W	Write bit (0)
R	Read bit (1)
ACK	Acknowledge: SDA line is low while the SCL line is high at the 9 <sup>th</sup> clock cycle
NACK	Not-Acknowledge: SDA line stays high at the 9 <sup>th</sup> clock cycle
RA	ICM-20648 internal register address
DATA	Transmit or received data
Р	Stop condition: SDA going from low to high while SCL is high

Table 16. I<sup>2</sup>C Terms

#### 6.5 SPI INTERFACE

SPI is a 4-wire synchronous serial interface that uses two control lines and two data lines. The ICM-20648 always operates as a Slave device during standard Master-Slave SPI operation.

With respect to the Master, the Serial Clock output (SCLK), the Serial Data Output (SDO) and the Serial Data Input (SDI) are shared among the Slave devices. Each SPI slave device requires its own Chip Select (CS) line from the master.

CS goes low (active) at the start of transmission and goes back high (inactive) at the end. Only one CS line is active at a time, ensuring that only one slave is selected at any given time. The CS lines of the non-selected slave devices are held high, causing their SDO lines to remain in a high-impedance (high-z) state so that they do not interfere with any active devices.

#### SPI Operational Features

- 1. Data is delivered MSB first and LSB last
- 2. Data is latched on the rising edge of SCLK
- 3. Data should be transitioned on the falling edge of SCLK
- 4. The maximum frequency of SCLK is 7MHz
- 5. SPI read and write operations are completed in 16 or more clock cycles (two or more bytes). The first byte contains the SPI Address, and the following byte(s) contain(s) the SPI data. The first bit of the first byte contains the Read/Write bit and indicates the Read (1) or Write (0) operation. The following 7 bits contain the Register Address. In cases of multiple-byte Read/Writes, data is two or more bytes:

## SPI Address format

MSB							LSB
R/W	Α6	A5	Α4	А3	A2	A1	Α0

#### SPI Data format

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	D0

6. Supports Single or Burst Read/Writes.




Figure. 12 Typical SPI Master / Slave Configuration



# 7 ORIENTATION OF AXES

### 7.1 ICM-20648 SUPPORTED INTERFACES

The diagram below shows the orientation of the axes of sensitivity and the polarity of rotation. Note the pin 1 identifier (•) in the figure.




Figure 13. Orientation of Axes of Sensitivity and Polarity of Rotation



## 8 PACKAGE DIMENSIONS

This section provides package dimensions for the device. Information for the 24 Lead QFN 3.0x3.0x0.9 package is below.




Figure 14. Package Dimensions



	Symbol	MIN.	NOM.	MAX.	
Total Thickness	A	0.85	0.90	0.95	
Stand Off	A1	0.00	0.02	0.05	
Mold Thickness	A2		0.70		
L/F Thickness	A3		0.203 REF		
Lead Width	b	0.15	0.20	0.25	
Dady Cias	D	2.90	3.00	3.10	
Body Size	E	2.90	3.00	3.10	
Lead Pitch	e		0.40 BSC		
ED Ci	J	1.65	1.70	1.75	
EP Size	K	1.49	1.54	1.59	
Lead Length	L	0.25	0.30	0.35	
	S		0.25 REF		
	R	0.075			
	Н		0.12 REF		
	P		0.22 REF		
Mold Flatness	bbb		0.10		
Coplanarity	ссс		0.075		
Lead Offset	ddd	0.10			
Exposed Pad Offset	eee	0.10			

Table 17. Package Dimensions Table



# 9 PART NUMBER PACKAGE MARKING

The part number part markings for ICM-20648 devices are summarized below:

PART NUMBER	PART NUMBER PACKAGE MARKING
ICM-20648	IC2648




Figure 15. Part Number Package Marking



#### 10 USE NOTES

#### 10.1 GYROSCOPE MODE TRANSITION

When gyroscope is transitioning from low-power to low-noise mode, several unsettled output samples will be observed at the gyroscope output due to filter switching and settling. The number of unsettled gyroscope output samples depends on the filter and ODR settings.

#### 10.2 POWER MANAGEMENT 1 REGISTER SETTING

CLKSEL[2:0] has to be set to 001 to achieve the datasheet performance.

#### **10.3 DMP MEMORY ACCESS**

Reading/writing DMP memory and FIFO through  $I^2C$  in a multithreaded environment can cause wrong data being read. To avoid the issue, one may use SPI instead of  $I^2C$ , or use  $I^2C$  with mutexes.

#### 10.4 TIME BASE CORRECTION

The system clock frequency at room temperature in gyroscope mode and 6-Axis mode varies from part to part, and the clock rates specified in datasheet are the nominal values. The percentage of frequency deviation from the nominal values for each part is logged in register TIMEBASE\_CORRECTION\_PLL, and the range of the code is  $\pm 10\%$  with each LSB representing a step of 0.079%. For example, if on one part TIMEBASE\_CORRECTION\_PLL = 0x0C = d'12, it means the clock frequency in gyroscope mode and 6-Axis mode is  $\sim 0.94\%$  faster than the nominal value.

When operating in accelerometer-only mode, the system clock frequency at room temperature is the nominal frequency over parts, and it is independent of the value stored in TIMEBASE\_CORRECTION\_PLL register.

#### 10.5 I<sup>2</sup>C MASTER CLOCK FREQUENCY

 $I^2C$  master clock frequency can be set by register I2C\_MST\_CLK as shown in the table below. Due to temperature variation and part to part variation of system clock frequency in different power modes, I2C\_MST\_CLK should be set such that in all conditions the clock frequency will not exceed what a slave device can support. To achieve a targeted clock frequency of 400 kHz, MAX, it is recommended to set I2C\_MST\_CLK = 7 (345.6 kHz / 46.67% duty cycle).

I2C_MST_CLK	Nominal CLK Frequency [kHz]	Duty Cycle
0	370.29	50.00%
1	-	-
2	370.29	50.00%
3	432.00	50.00%
4	370.29	42.86%
5	370.29	50.00%
6	345.60	40.00%
7	345.60	46.67%
8	304.94	47.06%
9	432.00	50.00%
10	432.00	41.67%
11	432.00	41.67%
12	471.27	45.45%
13	432.00	50.00%
14	345.60	46.67%
15	345.60	46.67%

Table 18. I<sup>2</sup>C Master Clock Frequency

#### 10.6 CLOCKING

The internal system clock sources include: (1) an internal relaxation oscillator, and (2) a PLL with MEMS gyroscope oscillator as the reference clock. With the recommended clock selection setting (CLKSEL = 1), the best clock source for optimum sensor performance



and power consumption will be automatically selected based on the power mode. Specifically, the internal relaxation oscillator will be selected when operating in accelerometer only mode, while the PLL will be selected whenever gyroscope is on, which includes gyroscope and 6-axis modes.

As clock accuracy is critical to the preciseness of distance and angle calculations performed by DMP, it should be noted that the internal relaxation oscillator and PLL show different performances in some aspects. The internal relaxation oscillator is trimmed to have a consistent operating frequency at room temperature, while the PLL clock frequency varies from part to part. The PLL frequency deviation from the nominal value in percentage is captured in register TIMEBASE\_CORRECTION\_PLL, and users can factor it in during distance and angle calculations to not sacrifice accuracy. Other than that, PLL has better frequency stability and lower frequency variation over temperature than the internal relaxation oscillator.

#### 10.7 LP\_EN BIT-FIELD USAGE

The LP\_EN bit-field (User Bank 0, PWR\_MGMT\_1 register, bit [5] helps to reduce the digital current. The recommended setting for this bit-field is 1 to achieve the lowest possible current. However when LP\_EN is set to 1, user may not be able to write to the following registers. If it is desired to write to registers in this list, it is recommended to first set LP\_EN=0, write the desired register(s), then set LP\_EN=1 again:

- USER BANK 0: All registers except LP\_CONFIG, PWR\_MGMT\_1, PWR\_MGMT\_2, INT\_PIN\_CFG, INT\_ENABLE, FIFO\_COUNTH, FIFO\_COUNTL, FIFO\_R\_W, FIFO\_CFG, REG\_BANK\_SEL
- USER BANK 1: All registers except REG BANK SEL
- USER BANK 2: All registers except REG BANK SEL
- USER BANK 3: All registers except REG BANK SEL

#### 10.8 REGISTER ACCESS USING SPI INTERFACE

Using the SPI interface, when the AP/user disables the gyroscope sensor (User Bank 0, PWR\_MGMT\_2 register, bits [2:0]=111) as part of a sequence of register read or write commands, the AP/user will be required to subsequently wait 22µs prior to any of the following operations:

- (1) Writing to any of the following registers:
  - USER BANK 0: All registers except LP\_CONFIG, PWR\_MGMT\_1, PWR\_MGMT\_2, INT\_PIN\_CFG, INT\_ENABLE,
     FIFO COUNTH, FIFO COUNTL, FIFO R W, FIFO CFG, REG BANK SEL
  - USER BANK 1: All registers except REG BANK SEL
  - USER BANK 2: All registers except REG BANK SEL
  - USER BANK 3: All registers except REG\_BANK\_SEL
- (2) Reading data from FIFO
- (3) Reading from memory



# 11 REGISTER MAP

The following table lists the register map for the ICM-20648, for user banks 0, 1, 2, 3.

# 11.1 USER BANK 0 REGISTER MAP

05         5         LP_CONFIG         R/W         I2C_MST_CY CLE         ACCEL_CYCLE         GYRO_CYCLE           06         6         PWR_MGMT_1         R/W         DEVICE_RESE T         SLEEP         LP_EN         -         TEM           07         7         PWR_MGMT_2         R/W         -         DISABLE_ACCEL           0F         15         INT_PIN_CFG         R/W         INT1_ACTL         INT1_OPEN         INT1_LATCH_INT_EN         INT_ANYRD_INT2_E         ACTL_INT_EN	MP_RST SRAM_RST  MP_DIS  L_FSYNC FSYNC_INT_ MODE_EN  M_INT_E N PLL_RDY_EN	I2C_MST_RST	-		
03         3         USER_CTRL         R/W         DMP_EN         FIFO_EN         I2C_MST_EN         I2C_IF_DIS         DMF           05         5         LP_CONFIG         R/W         I2C_MST_CY CLE         ACCEL_CYCLE         GYRO_CYCLE           06         6         PWR_MGMT_1         R/W         DEVICE_RESE T         SLEEP         LP_EN         -         TEM           07         7         PWR_MGMT_2         R/W         -         DISABLE_ACCEL           0F         15         INT_PIN_CFG         R/W         INT1_ACTL         INT1_OPEN         INT1_LATCH_INT_EN         INT_ANYRD_2CLEAR         ACTL_2CLEAR	MP_RST SRAM_RST  MP_DIS  L_FSYNC FSYNC_INT_ MODE_EN  M_INT_E PLI_RDY_EN	CLKSEL[2:0] DISABLE_GYRO BYPASS_EN	-		
05         5         LP_CONFIG         R/W         I2C_MST_CY CLE         ACCEL_CYCLE         GYRO_CYCLE           06         6         PWR_MGMT_1         R/W         DEVICE_RESE T         SLEEP         LP_EN         -         TEM           07         7         PWR_MGMT_2         R/W         -         DISABLE_ACCEL           0F         15         INT_PIN_CFG         R/W         INT1_ACTL         INT1_OPEN         INT1_LATCH_INT_EN         INT_ANYRD_INT_EN         ACTL_INT_EN	MP_DIS  L_FSYNC FSYNC_INT_ MODE_EN  M_INT_E PLI_BDY_EN	CLKSEL[2:0] DISABLE_GYRO BYPASS_EN	I		
06         6         PWR_MGMT_1         R/W         DEVICE_RESE T         SLEEP         LP_EN         -         TEM           07         7         PWR_MGMT_2         R/W         -         DISABLE_ACCEL           0F         15         INT_PIN_CFG         R/W         INT1_ACTL         INT1_OPEN         INT1_LATCH_INT_EN         INT_ANYRD_2CLEAR         ACTL_ACTL_INT_EN         A	L_FSYNC FSYNC_INT_ MODE_EN M_INT_E PLI RDY EN	DISABLE_GYRO  BYPASS_EN	I		
07   7   PWR_MGMT_2   R/W   -   DISABLE_ACCEL	L_FSYNC FSYNC_INT_ MODE_EN M_INT_E PLI RDY EN	DISABLE_GYRO  BYPASS_EN			
OF 15 INT_PIN_CFG R/W INT1_ACTL INT1_OPEN INT1_LATCH_ INT_ANYRD_ ACTL_  REG_WOF F DMP_INT2_F WOM	M_INT_E PLI_RDY_FN	BYPASS_EN	T		
OF 15 INT_FIN_CFG R/W INTI_ACTL INTI_OPEN INT_EN 2CLEAR ACTL	M_INT_E PLI_RDY_FN				
10 16 INT ENABLE PAW REG_WOF_E DMP_INT2_E WOM			-		
	-	DMP_INT1_E N	I2C_MST_INT _EN		
11 17 INT_ENABLE_1 R/W INT2_ACTL INT2_OPEN INT2_LATCH_EN			RAW_DATA_ 0_RDY_EN		
12 18 INT_ENABLE_2 R/W -	FIFO_OVERFLOW_E	N[4:0]			
13 19 INT_ENABLE_3 R/W -	FIFO_WM_EN[4	:0]			
	SLV3_NA I2C_SLV2_NA	I2C_SLV1_NA CK	I2C_SLVO_NA CK		
19 25 INT_STATUS R/C - WOM	OM_INT PLL_RDY_INT	DMP_INT1	I2C_MST_INT		
1A 26 INT_STATUS_1 R/C -		·	RAW_DATA_ 0_RDY_INT		
1B 27 INT_STATUS_2 R/C -	FIFO_OVERFLOW_II	NT[4:0]	•		
1C 28 INT_STATUS_3 R/C -	FIFO_WM_INT[4	1:0]			
28 40 DELAY_TIMEH R DELAY_TIMEH[7:0	:0]				
29 41 DELAY_TIMEL R DELAY_TIMEL[7:0]	:0]				
2D         45         ACCEL_XOUT_H         R         ACCEL_XOUT_H[7:1]	7:0]				
2E         46         ACCEL_XOUT_L         R         ACCEL_XOUT_L[7:0]	7:0]				
2F         47         ACCEL_YOUT_H         R         ACCEL_YOUT_H[7:0]	7:0]				
30 48 ACCEL_YOUT_L R ACCEL_YOUT_L[7:0	7:0]				
31 49 ACCEL_ZOUT_H R ACCEL_ZOUT_H[7:0]	7:0]				
32 50 ACCEL_ZOUT_L R ACCEL_ZOUT_L[7:0	7:0]				
33 51 GYRO_XOUT_H R GYRO_XOUT_H[7:0	7:0]				
34 52 GYRO_XOUT_L R GYRO_XOUT_L[7:0	·:0]				
35 53 GYRO_YOUT_H R GYRO_YOUT_H[7:0	7:0]				
36 54 GYRO_YOUT_L R GYRO_YOUT_L[7:0	·:0]				
37 55 GYRO_ZOUT_H R GYRO_ZOUT_H[7:0	7:0]				
38 56 GYRO_ZOUT_L R GYRO_ZOUT_L[7:0	·:0]				
39 57 TEMP_OUT_H R TEMP_OUT_H[7:0	:0]				
3A 58 TEMP_OUT_L R TEMP_OUT_L[7:0]	:0]				
3B 59 EXT_SLV_SENS_DATA_00 R EXT_SLV_SENS_DATA_0	_00[7:0]				
3C 60 EXT_SLV_SENS_DATA_01 R EXT_SLV_SENS_DATA_0	_01[7:0]				
3D 61 EXT_SLV_SENS_DATA_02 R EXT_SLV_SENS_DATA_0	_02[7:0]				
3E 62 EXT_SLV_SENS_DATA_03 R EXT_SLV_SENS_DATA_0	_03[7:0]				
3F 63 EXT_SLV_SENS_DATA_04 R EXT_SLV_SENS_DATA_0	_04[7:0]				
40 64 EXT_SLV_SENS_DATA_05 R EXT_SLV_SENS_DATA_0	_05[7:0]				
41 65 EXT_SLV_SENS_DATA_06 R EXT_SLV_SENS_DATA_0	EXT_SLV_SENS_DATA_06[7:0]				
42 66 EXT_SLV_SENS_DATA_07 R EXT_SLV_SENS_DATA_0	EXT_SLV_SENS_DATA_07[7:0]				
43 67 EXT_SLV_SENS_DATA_08 R EXT_SLV_SENS_DATA_0	EXT_SLV_SENS_DATA_08[7:0]				
44 68 EXT_SLV_SENS_DATA_09 R EXT_SLV_SENS_DATA_0	EXT_SLV_SENS_DATA_09[7:0]				
45 69 EXT_SLV_SENS_DATA_10 R EXT_SLV_SENS_DATA_1	EXT_SLV_SENS_DATA_10[7:0]				
46 70 EXT_SLV_SENS_DATA_11 R EXT_SLV_SENS_DATA_1	EXT_SLV_SENS_DATA_11[7:0]				
47 71 EXT_SLV_SENS_DATA_12 R EXT_SLV_SENS_DATA_1	_12[7:0]				
48 72 EXT_SLV_SENS_DATA_13 R EXT_SLV_SENS_DATA_1	_13[7:0]				



Addr (Hex)	Addr (Dec.)	Register Name	Serial I/F	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
49	73	EXT_SLV_SENS_DATA_14	R		EXT_SLV_SENS_DATA_14[7:0]						
4A	74	EXT_SLV_SENS_DATA_15	R				EXT_SLV_SENS	_DATA_15[7:0]			
4B	75	EXT_SLV_SENS_DATA_16	R				EXT_SLV_SENS	_DATA_16[7:0]			
4C	76	EXT_SLV_SENS_DATA_17	R				EXT_SLV_SENS	_DATA_17[7:0]			
4D	77	EXT_SLV_SENS_DATA_18	R				EXT_SLV_SENS	DATA_18[7:0]			
4E	78	EXT_SLV_SENS_DATA_19	R				EXT_SLV_SENS	DATA_19[7:0]			
4F	79	EXT_SLV_SENS_DATA_20	R				EXT_SLV_SENS	_DATA_20[7:0]			
50	80	EXT_SLV_SENS_DATA_21	R				EXT_SLV_SENS	_DATA_21[7:0]			
51	81	EXT_SLV_SENS_DATA_22	R	EXT_SLV_SENS_DATA_22[7:0]							
52	82	EXT_SLV_SENS_DATA_23	R	EXT_SLV_SENS_DATA_23[7:0]							
66	102	FIFO_EN_1	R/W			-		SLV_3_FIFO_ EN	SLV_2_FIFO_ EN	SLV_1_FIFO_ EN	SLV_0_FIFO_ EN
67	103	FIFO_EN_2	R/W		-		ACCEL_FIFO_ EN	GYRO_Z_FIF O_EN	GYRO_Y_FIF O_EN	GYRO_X_FIF O_EN	TEMP_FIFO_ EN
68	104	FIFO_RST	R/W		-				FIFO_RESET[4:0]		
69	105	FIFO_MODE	R/W		-				FIFO_MODE[4:0]		
70	112	FIFO_COUNTH	R		-				FIFO_CNT[12:8]		
71	113	FIFO_COUNTL	R				FIFO_C	NT[7:0]			
72	114	FIFO_R_W	R/W	FIFO_R_W[7:0]							
74	116	DATA_RDY_STATUS	R/C	WOF_STATU S	WOF_STATU -			RAW_DATA_RDY[3:0]			
76	118	FIFO_CFG	R/W					- FIFO_CF			
7F	127	REG_BANK_SEL	R/W		-	USER_B	ANK[1:0]			-	

## 11.2 USER BANK 1 REGISTER MAP

Addr (Hex)	Addr (Dec.)	Register Name	Serial I/F	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
02	2	SELF_TEST_X_GYRO	R/W				XG_ST_E	DATA[7:0]			
03	3	SELF_TEST_Y_GYRO	R/W				YG_ST_E	OATA[7:0]			
04	4	SELF_TEST_Z_GYRO	R/W				ZG_ST_D	OATA[7:0]			
0E	14	SELF_TEST_X_ACCEL	R/W				XA_ST_E	DATA[7:0]			
OF	15	SELF_TEST_Y_ACCEL	R/W				YA_ST_D	ATA[7:0]			
10	16	SELF_TEST_Z_ACCEL	R/W				ZA_ST_D	ATA[7:0]			
14	20	XA_OFFS_H	R/W		XA_OFFS[14:7]						
15	21	XA_OFFS_L	R/W				XA_OFFS[6:0]				-
17	23	YA_OFFS_H	R/W				YA_OF	FS[14:7]			
18	24	YA_OFFS_L	R/W				YA_OFFS[6:0]				-
1A	26	ZA_OFFS_H	R/W				ZA_OFI	FS[14:7]			
1B	27	ZA_OFFS_L	R/W	ZA_OFFS[6:0] -				-			
28	40	TIMEBASE_CORRECTION_PL L	R/W	TBC_PLL[7:0]							
7F	127	REG_BANK_SEL	R/W		-	USER_BA	NK[1:0]				

# 11.3 USER BANK 2 REGISTER MAP

Addr (Hex)	Addr (Dec.)	Register Name	Serial I/F	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
00	0	GYRO_SMPLRT_DIV	R/W				GYRO_SMPI	LRT_DIV[7:0]			
01	1	GYRO_CONFIG_1	R/W		-		GYRO_DLPFCFG[2:0]		GYRO_FS_SEL[1:0]		GYRO_FCHOI CE
02	2	GYRO_CONFIG_2	R/W		-	XGYRO_CTEN	YGYRO_CTEN	ZGYRO_CTEN	(	GYRO_AVGCFG[2:0	)]
03	3	XG_OFFS_USRH	R/W	X_OFFS_USER[15:8]							
04	4	XG_OFFS_USRL	R/W				X_OFFS_	USER[7:0]			
05	5	YG_OFFS_USRH	R/W				Y_OFFS_U	JSER[15:8]			
06	6	YG_OFFS_USRL	R/W				Y_OFFS_	USER[7:0]			
07	7	ZG_OFFS_USRH	R/W				Z_OFFS_U	JSER[15:8]			
08	8	ZG_OFFS_USRL	R/W	Z_OFFS_USER[7:0]							
09	9	ODR_ALIGN_EN	R/W		-						ODR_ALIGN_ EN



Addr (Hex)	Addr (Dec.)	Register Name	Serial I/F	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
10	16	ACCEL_SMPLRT_DIV_1	R/W			-			ACCEL_SMPL	RT_DIV[11:8]	
11	17	ACCEL_SMPLRT_DIV_2	R/W				ACCEL_SMP	LRT_DIV[7:0]			
12	18	ACCEL_INTEL_CTRL	R/W		- ACCEL_INTEL				ACCEL_INTEL _EN	ACCEL_INTEL _MODE_INT	
13	19	ACCEL_WOM_THR	R/W		WOM_THRESHOLD[7:0]						
14	20	ACCEL_CONFIG	R/W		-	А	.CCEL_DLPFCFG[2:0	0]	ACCEL_FS_SEL[1:0]		ACCEL_FCHOI CE
15	21	ACCEL_CONFIG_2	R/W		-		AX_ST_EN_R EG	AY_ST_EN_R EG	AZ_ST_EN_R EG	DEC3_C	FG[1:0]
52	82	FSYNC_CONFIG	R/W	DELAY_TIME _EN	-	WOF_DEGLIT CH_EN	WOF_EDGE_I NT		EXT_SYNC	C_SET[3:0]	
53	83	TEMP_CONFIG	R/W		- TEMP_DLPFCFG[2:0					)]	
54	84	MOD_CTRL_USR	R/W	-					REG_LP_DMP _EN		
7F	127	REG_BANK_SEL	R/W		-	USER_B	ANK[1:0]				

## 11.4 USER BANK 3 REGISTER MAP

Addr	Addr	ER DANK 5 REGIS		,							
(Hex)	(Dec.)	Register Name	Serial I/F	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
00	0	I2C_MST_ODR_CONFIG	R/W		- I2C_MST_ODR_CONFIG[3:0]						
01	1	I2C_MST_CTRL	R/W	MULT_MST_ EN							
02	2	I2C_MST_DELAY_CTRL	R/W	DELAY_ES_S HADOW		-	I2C_SLV4_DE LAY_EN	I2C_SLV3_DE LAY_EN	I2C_SLV2_DE LAY_EN	I2C_SLV1_DE LAY_EN	I2C_SLVO_DE LAY_EN
03	3	I2C_SLV0_ADDR	R/W	I2C_SLVO_RN W				I2C_ID_0[6:0]			
04	4	I2C_SLVO_REG	R/W		•		I2C_SLV0	_REG[7:0]			
05	5	I2C_SLV0_CTRL	R/W	I2C_SLVO_EN	I2C_SLV0_BY TE_SW	I2C_SLVO_RE G_DIS	I2C_SLVO_GR P		I2C_SLVO_	LENG[3:0]	
06	6	I2C_SLV0_DO	R/W		•	•	I2C_SLV0	_DO[7:0]			
07	7	I2C_SLV1_ADDR	R/W	I2C_SLV1_RN W				I2C_ID_1[6:0]			
08	8	I2C_SLV1_REG	R/W		12C_SLV1_REG[7:0]						
09	9	I2C_SLV1_CTRL	R/W	I2C_SLV1_EN	I2C_SLV1_BY TE_SW	I2C_SLV1_RE G_DIS	I2C_SLV1_GR P	12C_SLV1_LENG[3:0]			
0A	10	I2C_SLV1_DO	R/W		I2C_SLV1_D0[7:0]						
ОВ	11	I2C_SLV2_ADDR	R/W	I2C_SLV2_RN W				I2C_ID_2[6:0]			
0C	12	I2C_SLV2_REG	R/W		•		I2C_SLV2	_REG[7:0]			
0D	13	I2C_SLV2_CTRL	R/W	I2C_SLV2_EN	I2C_SLV2_BY TE_SW	I2C_SLV2_RE G_DIS	I2C_SLV2_GR P		I2C_SLV2_	_LENG[3:0]	
0E	14	I2C_SLV2_DO	R/W				I2C_SLV2	DO[7:0]			
OF	15	I2C_SLV3_ADDR	R/W	I2C_SLV3_RN W				I2C_ID_3[6:0]			
10	16	I2C_SLV3_REG	R/W		•		I2C_SLV3	_REG[7:0]			
11	17	I2C_SLV3_CTRL	R/W	I2C_SLV3_EN	I2C_SLV3_BY TE_SW	I2C_SLV3_RE G_DIS	I2C_SLV3_GR P		I2C_SLV3_	_LENG[3:0]	
12	18	I2C_SLV3_DO	R/W				I2C_SLV3	_DO[7:0]			
13	19	I2C_SLV4_ADDR	R/W	I2C_SLV4_RN W				I2C_ID_4[6:0]			
14	20	I2C_SLV4_REG	R/W		I2C_SLV4_REG[7:0]						
15	21	I2C_SLV4_CTRL	R/W	I2C_SLV4_EN	12C_SLV4_BY						
16	22	I2C_SLV4_DO	R/W				I2C_SLV4	_DO[7:0]			
17	23	I2C_SLV4_DI	R				I2C_SLV4	4_DI[7:0]			
7F	127	REG_BANK_SEL	R/W		- USER_BANK[1:0] -				<u>-</u>		



# 12 USR BANK O REGISTER MAP - DESCRIPTIONS

This section describes the function and contents of each register within USR Bank 0.

**Note:** The device will come up in sleep mode upon power-up.

#### 12.1 WHO AM I

Name: WHO\_AM\_I Address: 0 (00h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0xE0

	NEGET FAIRE! ONLO							
BIT NAME FUNCTION								
7:0	WHO_AM_I[7:0]	Register to indicate to user which device is being accessed.						
		The value for ICM-20648 is 0xE0						

## 12.2 USER\_CTRL

Name: USER\_CTRL Address: 3 (03h) Type: USR0 Bank: 0 Serial IF: R/W Reset Value: 0x00

Kese	t value: 0x00	
BIT	NAME	FUNCTION
7	DMP_EN	1 – Enables DMP features.
		0 – DMP features are disabled after the current processing round has completed.
6	FIFO_EN	1 – Enable FIFO operation mode.
		0 – Disable FIFO access from serial interface.
		To disable FIFO writes by DMA, use FIFO_EN register. To disable possible FIFO writes
		from DMP, disable the DMP.
5	I2C_MST_EN	1 – Enable the I <sup>2</sup> C Master I/F module; pins ES_DA and ES_SCL are isolated from pins
		SDA/SDI and SCL/ SCLK.
		0 – Disable I <sup>2</sup> C Master I/F module; pins ES_DA and ES_SCL are logically driven by pins
		SDA/SDI and SCL/ SCLK.
4	I2C_IF_DIS	1 – Reset I <sup>2</sup> C Slave module and put the serial interface in SPI mode only.
3	DMP_RST	1 – Reset DMP module. Reset is asynchronous. This bit auto clears after one clock
		cycle of the internal 20 MHz clock.
2	SRAM_RST	1 – Reset SRAM module. Reset is asynchronous. This bit auto clears after one clock
		cycle of the internal 20 MHz clock.
1	I2C_MST_RST	1 – Reset I <sup>2</sup> C Master module. Reset is asynchronous. This bit auto clears after one
		clock cycle of the internal 20 MHz clock.
		<b>Note:</b> This bit should only be set when the I <sup>2</sup> C master has hung. If this bit is set during an active
		I <sup>2</sup> C master transaction, the I <sup>2</sup> C slave will hang, which will require the host to reset the slave.
0	-	Reserved



# 12.3 LP\_CONFIG

Name: LP\_CONFIG Address: 5 (05h) Type: USR0 Bank: 0 Serial IF: R/W Reset Value: 0x40

BIT	NAME	FUNCTION
7	-	Reserved
6	I2C_MST_CYCLE	1 - Operate I <sup>2</sup> C master in duty cycled mode. ODR is determined by
		I2C_MST_ODR_CONFIG register.
		0 – Disable I <sup>2</sup> C master duty cycled mode.
5	ACCEL_CYCLE	1 – Operate ACCEL in duty cycled mode. ODR is determined by ACCEL_SMPLRT_DIV
		register.
		0 – Disable ACCEL duty cycled mode.
4	GYRO_CYCLE	1 – Operate GYRO in duty cycled mode. ODR is determined by GYRO_SMPLRT_DIV
		register.
		0 – Disable GYRO duty cycled mode.
3:0	-	Reserved

# **12.4 PWR\_MGMT\_1**

Name: PWR\_MGMT\_1 Address: 6 (06h) Type: USR0 Bank: 0

Serial IF: R/W Reset Value: 0v41

Kese	t Value: 0x41	
BIT	NAME	FUNCTION
7	DEVICE_RESET	1 – Reset the internal registers and restores the default settings. Write a 1 to set the reset, the bit will auto clear.
6	SLEEP	When set, the chip is set to sleep mode (in sleep mode all analog is powered off). Clearing the bit wakes the chip from sleep mode.
5	LP_EN	The LP_EN only affects the digital circuitry, it helps to reduce the digital current when sensors are in LP mode. Please note that the sensors themselves are set in LP mode by the LP_CONFIG register settings. Sensors in LP mode, and use of LP_EN bit together help to reduce overall current. The bit settings are:  1: Turn on low power feature  0: Turn off low power feature  LP_EN has no effect when the sensors are in low-noise mode.
4	-	Reserved.
3	TEMP_DIS	When set to 1, this bit disables the temperature sensor.
2:0	CLKSEL[2:0]	Code: Clock Source  0: Internal 20 MHz oscillator  1-5: Auto selects the best available clock source – PLL if ready, else use the Internal oscillator  6: Internal 20 MHz oscillator  7: Stops the clock and keeps timing generator in reset  Note: CLKSEL[2:0] should be set to 1~5 to achieve full gyroscope performance.



## **12.5 PWR\_MGMT\_2**

Name: PWR\_MGMT\_2 Address: 7 (07h) Type: USR0 Bank: 0 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:6	-	Reserved
5:3	DISABLE_ACCEL	Only the following values are applicable:
		111 – Accelerometer (all axes) disabled
		000 – Accelerometer (all axes) on
2:0	DISABLE_GYRO	Only the following values are applicable:
		111 – Gyroscope (all axes) disabled
		000 – Gyroscope (all axes) on

# 12.6 INT\_PIN\_CFG

Name: INT\_PIN\_CFG Address: 15 (0Fh) Type: USR0 Bank: 0 Serial IF: R/W

Reset	Reset Value: 0x00	
BIT	NAME	FUNCTION
7	INT1_ACTL	1 – The logic level for INT1 pin is active low.
		0 – The logic level for INT1 pin is active high.
6	INT1_OPEN	1 – INT1 pin is configured as open drain.
		0 – INT1 pin is configured as push-pull.
5	INT1_LATCHEN	1 – INT1 pin level held until interrupt status is cleared.
		0 – INT1 pin indicates interrupt pulse is width 50 μs.
4	INT_ANYRD_2CLEAR	1 – Interrupt status in INT_STATUS is cleared (set to 0) if any read operation is
		performed.
		0 – Interrupt status in INT_STATUS is cleared (set to 0) only by reading INT_STATUS
		register.
		This bit only affects the interrupt status bits that are contained in the register
		INT_STATUS, and the corresponding hardware interrupt.
		This bit does not affect the interrupt status bits that are contained in registers
		INT_STATUS_1, INT_STATUS_2, INT_STATUS_3, and the corresponding hardware
		interrupt.
3	ACTL_FSYNC	1 – The logic level for the FSYNC pin as an interrupt to the ICM-20648 is active low.
		0 – The logic level for the FSYNC pin as an interrupt to the ICM-20648 is active high.
2	FSYNC_INT_MODE_EN	1 – This enables the FSYNC pin to be used as an interrupt. A transition to the active
		level described by the ACTL_FSYNC bit will cause an interrupt. The status of the
		interrupt is read in the I <sup>2</sup> C Master Status register PASS_THROUGH bit.
		0 – This disables the FSYNC pin from causing an interrupt.
1	BYPASS_EN	When asserted, the I2C_MASTER interface pins (ES_CL and ES_DA) will go into
		'bypass mode' when the I2C master interface is disabled.
0	-	Reserved



## 12.7 INT\_ENABLE

Name: INT\_ENABLE Address: 16 (10h) Type: USR0 Bank: 0 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7	REG_WOF_EN	1 – Enable wake on FSYNC interrupt
		0 – Function is disabled.
6:5	-	Reserved
4	DMP_INT2_EN	1 – Enable DMP interrupt to propagate to interrupt pin 2.
		0 – Function is disabled.
3	WOM_INT_EN	1 – Enable interrupt for wake on motion to propagate to interrupt pin 1.
		0 – Function is disabled.
2	PLL_RDY_EN	1 – Enable PLL RDY interrupt (PLL RDY means PLL is running and in use as the clock
		source for the system) to propagate to interrupt pin 1.
		0 – Function is disabled.
1	DMP_INT1_EN	1 – Enable DMP interrupt to propagate to interrupt pin 1.
		0 – Function is disabled.
0	I2C_MST_INT_EN	1 – Enable I <sup>2</sup> C master interrupt to propagate to interrupt pin 1.
		0 – Function is disabled.

## **12.8 INT\_ENABLE\_1**

Name: INT\_ENABLE\_1 Address: 17 (11h) Type: USR0 Bank: 0 Serial IF: R/W

Reset Value: 0x00

BIT	NAME	FUNCTION
7	INT2_ACTL	1 – The logic level for INT2 pin is active low.
		0 – The logic level for INT2 pin is active high.
6	INT2_OPEN	1 – INT2 pin is configured as open drain.
		0 – INT2 pin is configured as push-pull.
5	INT2_LATCH_EN	1 – INT2 pin level held until interrupt status is cleared.
		0 – INT2 pin indicates interrupt pulse is width 50 μs.
4:1	-	Reserved
0	RAW_DATA_0_RDY_EN	1 – Enable raw data ready interrupt from any sensor to propagate to interrupt pin 1.
		0 – Function is disabled.



## 12.9 INT\_ENABLE\_2

Name: INT\_ENABLE\_2 Address: 18 (12h) Type: USR0 Bank: 0 Serial IF: R/W

Reset	Reset Value: 0x00	
BIT	NAME	FUNCTION
7:5	-	Reserved
4:0	FIFO_OVERFLOW_EN[4:0]	1 – Enable interrupt for FIFO overflow to propagate to interrupt pin 1.
		0 – Function is disabled.

# **12.10 INT\_ENABLE\_3**

Name: INT\_ENABLE\_3 Address: 19 (13h) Type: USR0 Bank: 0 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:5	-	Reserved
4:0	FIFO_WM_EN[4:0]	1 – Enable interrupt for FIFO watermark to propagate to interrupt pin 1.
		0 – function is disabled

# 12.11 I2C\_MST\_STATUS

Name: I2C\_MST\_STATUS Address: 23 (17h) Type: USR0 Bank: 0

Serial IF: R/C Reset Value: 0x00

ILC3C	t value. 0x00	1
BIT	NAME	FUNCTION
7	PASS_THROUGH	Status of FSYNC interrupt – used as a way to pass an external interrupt through this
		chip to the host. If enabled in the INT_PIN_CFG register by asserting bit
		FSYNC_INT_MODE_EN, this will cause an interrupt. A read of this register clears all
		status bits in this register.
6	I2C_SLV4_DONE	Asserted when I <sup>2</sup> C slave 4's transfer is complete, will cause an interrupt if bit
		I2C_MST_INT_EN in the INT_ENABLE register is asserted, and if the
		SLV4_DONE_INT_EN bit is asserted in the I2C_SLV4_CTRL register.
5	I2C_LOST_ARB	Asserted when I <sup>2</sup> C slave loses arbitration of the I <sup>2</sup> C bus, will cause an interrupt if bit
		I2C_MST_INT_EN in the INT_ENABLE register is asserted.
4	I2C_SLV4_NACK	Asserted when slave 4 receives a NACK, will cause an interrupt if bit I2C_MST_INT_EN
		in the INT_ENABLE register is asserted.
3	I2C_SLV3_NACK	Asserted when slave 3 receives a NACK, will cause an interrupt if bit I2C_MST_INT_EN
		in the INT_ENABLE register is asserted.
2	I2C_SLV2_NACK	Asserted when slave 2 receives a NACK, will cause an interrupt if bit I2C_MST_INT_EN
		in the INT_ENABLE register is asserted.
1	I2C_SLV1_NACK	Asserted when slave 1 receives a NACK, will cause an interrupt if bit I2C_MST_INT_EN
		in the INT_ENABLE register is asserted.
0	I2C_SLVO_NACK	Asserted when slave 0 receives a NACK, will cause an interrupt if bit I2C_MST_INT_EN
		in the INT_ENABLE register is asserted.



## 12.12 INT\_STATUS

Name: INT\_STATUS Address: 25 (19h) Type: USR0 Bank: 0 Serial IF: R/C Reset Value: 0x00

BIT	NAME	FUNCTION
7:4	-	Reserved
3	WOM_INT	1 – Wake on motion interrupt occurred.
2	PLL_RDY_INT	1 – Indicates that the PLL has been enabled and is ready (delay of 4 ms ensures lock).
1	DMP_INT1	1 – Indicates the DMP has generated INT1 interrupt
0	I2C_MST_INT	1 - Indicates I <sup>2</sup> C master has generated an interrupt

## **12.13 INT\_STATUS\_1**

Name: INT\_STATUS\_1 Address: 26 (1Ah) Type: USR0 Bank: 0 Serial IF: R/C

Reset	Reset Value: 0x00	
BIT	NAME	FUNCTION
7:1	-	Reserved
0	RAW_DATA_0_RDY_INT	1 – Sensor Register Raw Data, from all sensors, is updated and ready to be read.

#### **12.14 INT\_STATUS\_2**

Name: INT\_STATUS\_2 Address: 27 (1Bh) Type: USR0 Bank: 0 Serial IF: R/C Reset Value: 0x00

BIT	NAME	FUNCTION
7:5	-	Reserved
4:0	FIFO_OVERFLOW_INT[4:0]	1 – FIFO Overflow interrupt occurred.

# 12.15 INT\_STATUS\_3

Name: INT\_STATUS\_3 Address: 28 (1Ch) Type: USR0 Bank: 0 Serial IF: R/C Reset Value: 0x00

	BIT	NAME	FUNCTION
	7:5	1	Reserved
Π	4:0	FIFO WM INT[4:0]	1 – Watermark interrupt for FIFO occurred



## 12.16 DELAY\_TIMEH

Name: DELAY\_TIMEH Address: 40 (28h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

Neset	set value. Oxoo	
BIT	NAME	FUNCTION
7:0	DELAY_TIMEH[7:0]	High-byte of delay time between FSYNC event and the 1st gyro ODR event (after the FSYNC event).
		Reading DELAY_TIMEH will lock DELAY_TIMEH and DELAY_TIMEL from the next update. Reading DELAY_TIMEL will unlock DELAY_TIMEH and DELAY_TIMEL to take the next update due to an FSYNC event.

# 12.17 DELAY\_TIMEL

Name: DELAY\_TIMEL Address: 41 (29h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	DELAY_TIMEL[7:0]	Low-byte of delay time between FSYNC event and the 1st gyro ODR event (after the FSYNC event).
		Reading DELAY_TIMEH will lock DELAY_TIMEH and DELAY_TIMEL from the next update. Reading DELAY_TIMEL will unlock DELAY_TIMEH and DELAY_TIMEL to take the next update due to an FSYNC event.
		Delay time in μs = (DELAY_TIMEH * 256 + DELAY_TIMEL) * 0.9645

# 12.18 ACCEL\_XOUT\_H

Name: ACCEL\_XOUT\_H
Address: 45 (2Dh)
Type: USR0
Bank: 0
Serial IF: R
Reset Value: 0x00

reset	neset value. 0x00	
BIT	NAME	FUNCTION
7:0	ACCEL_XOUT_H[7:0]	High Byte of Accelerometer X-axis data

# 12.19 ACCEL\_XOUT\_L

Name: ACCEL\_XOUT\_L Address: 46 (2Eh) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	ACCEL_XOUT_L[7:0]	Low Byte of Accelerometer X-axis data
		To convert the output of the accelerometer to acceleration measurement use the formula below:
		X_acceleration = ACCEL_XOUT/Accel_Sensitivity



## 12.20 ACCEL\_YOUT\_H

Name: ACCEL\_YOUT\_H Address: 47 (2Fh) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

Neset	RESEL VAIGE: OXOU	
BIT	NAME	FUNCTION
7:0	ACCEL_YOUT_H[7:0]	High Byte of Accelerometer Y-axis data

#### 12.21 ACCEL YOUT L

Name: ACCEL\_YOUT\_L Address: 48 (30h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

reset	reset value. 0x00	
BIT	NAME	FUNCTION
7:0	ACCEL_YOUT_L[7:0]	Low Byte of Accelerometer Y-axis data
		To convert the output of the accelerometer to acceleration measurement use the formula below:
		Y acceleration = ACCEL YOUT/Accel Sensitivity

#### 12.22 ACCEL\_ZOUT\_H

Name: ACCEL\_ZOUT\_H Address: 49 (31h) Type: USRO Bank: 0 Serial IF: R Reset Value: 0x00

IVE36	neset value. 0x00	
BIT	NAME	FUNCTION
7:0	ACCEL_ZOUT_H[7:0]	High Byte of Accelerometer Z-axis data

# 12.23 ACCEL\_ZOUT\_L

Name: ACCEL\_ZOUT\_L Address: 50 (32h) Type: USR0 Bank: 0 Serial IF: R

Reset	Reset Value: 0x00		
BIT	NAME	FUNCTION	
7:0	ACCEL_ZOUT_L[7:0]	Low Byte of Accelerometer Z-axis data	
		To convert the output of the accelerometer to acceleration measurement use the formula below:	
		Z_acceleration = ACCEL_ZOUT/Accel_Sensitivity	

## 12.24 GYRO\_XOUT\_H

Name: GYRO\_XOUT\_H Address: 51 (33h) Type: USR0 Bank: 0 Serial IF: R

reset	Reset value. 0x00		
BIT	NAME	FUNCTION	
7:0	GYRO_XOUT_H[7:0]	High Byte of Gyroscope X-axis data	



## 12.25 GYRO\_XOUT\_L

Name: GYRO\_XOUT\_L Address: 52 (34h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	GYRO_XOUT_L[7:0]	Low Byte of Gyroscope X-axis data
		To convert the output of the gyroscope to angular rate measurement use the formula below:
		X_angular_rate = GYRO_XOUT/Gyro_Sensitivity

# 12.26 GYRO\_YOUT\_H

Name: GYRO\_YOUT\_H Address: 53 (35h) Type: USRO Bank: 0 Serial IF: R Reset Value: 0x00

	Neset talder 6x66	
BIT	NAME	FUNCTION
7:0	GYRO_YOUT_H[7:0]	High Byte of Gyroscope Y-axis data

# 12.27 GYRO\_YOUT\_L

Name: GYRO\_YOUT\_L Address: 54 (36h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

weser	neset value. 0x00	
BIT	NAME	FUNCTION
7:0	GYRO_YOUT_L[7:0]	Low Byte of Gyroscope Y-axis data
		To convert the output of the gyroscope to angular rate measurement use the formula below:
		Y_angular_rate = GYRO_YOUT/Gyro_Sensitivity

## 12.28 GYRO\_ZOUT\_H

Name: GYRO\_ZOUT\_H Address: 55 (37h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	GYRO_ZOUT_H[7:0]	High Byte of Gyroscope Z-axis data



## 12.29 GYRO\_ZOUT\_L

Name: GYRO\_ZOUT\_L Address: 56 (38h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	GYRO_ZOUT_L[7:0]	Low Byte of Gyroscope Z-axis data
		To convert the output of the gyroscope to angular rate measurement use the formula below:
		Z_angular_rate = GYRO_ZOUT/Gyro_Sensitivity

# 12.30TEMP\_OUT\_H

Name: TEMP\_OUT\_H Address: 57 (39h) Type: USR0 Bank: 0 Serial IF: R

 Reset Value: 0x00

 BIT
 NAME
 FUNCTION

 7:0
 TEMP\_OUT\_H[7:0]
 High Byte of Temp sensor data

## 12.31 TEMP\_OUT\_L

Name: TEMP\_OUT\_L Address: 58 (3Ah) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	TEMP_OUT_L[7:0]	Low Byte of Temp sensor data
		To convert the output of the temperature sensor to degrees C use the following formula:
		TEMP_degC = ((TEMP_OUT – RoomTemp_Offset)/Temp_Sensitivity) + 21degC

#### 12.32 EXT\_SLV\_SENS\_DATA\_00

Name: EXT\_SLV\_SENS\_DATA\_00

Address: 59 (3Bh) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_00[7:0]	Sensor data read from external I <sup>2</sup> C devices via the I <sup>2</sup> C master interface. sThe data
		stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-
		4)_CTRL registers



## 12.33 EXT\_SLV\_SENS\_DATA\_01

Name: EXT\_SLV\_SENS\_DATA\_01

Address: 60 (3Ch)
Type: USR0
Bank: 0
Serial IF: R
Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_01[7:0]	Sensor data read from external I <sup>2</sup> C devices via the I <sup>2</sup> C master interface. The data stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-4)_CO-4.
		4) CTRL registers

## 12.34 EXT\_SLV\_SENS\_DATA\_02

Name: EXT\_SLV\_SENS\_DATA\_02

Address: 61 (3Dh) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_02[7:0]	Sensor data read from external I <sup>2</sup> C devices via the I <sup>2</sup> C master interface. The data
		stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-
		4)_CTRL registers

## 12.35 EXT\_SLV\_SENS\_DATA\_03

Name: EXT\_SLV\_SENS\_DATA\_03

Address: 62 (3Eh) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_03[7:0]	Sensor data read from external I <sup>2</sup> C devices via the I <sup>2</sup> C master interface. The data
		stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-
		4) CTRL registers

## 12.36 EXT\_SLV\_SENS\_DATA\_04

Name: EXT\_SLV\_SENS\_DATA\_04

Address: 63 (3Fh) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

	nesce value: oxoo	
BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_04[7:0]	Sensor data read from external I <sup>2</sup> C devices via the I <sup>2</sup> C master interface. The data stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-4)_CTRL registers

## 12.37 EXT\_SLV\_SENS\_DATA\_05

Name: EXT\_SLV\_SENS\_DATA\_05

Address: 64 (40h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_05[7:0]	Sensor data read from external I <sup>2</sup> C devices via the I <sup>2</sup> C master interface. The data
		stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-
		4)_CTRL registers



## 12.38 EXT\_SLV\_SENS\_DATA\_06

Name: EXT\_SLV\_SENS\_DATA\_06

Address: 65 (41h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_06[7:0]	Sensor data read from external I <sup>2</sup> C devices via the I <sup>2</sup> C master interface. The data
		stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-
		4) CTRL registers

## 12.39 EXT\_SLV\_SENS\_DATA\_07

Name: EXT\_SLV\_SENS\_DATA\_07

Address: 66 (42h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_07[7:0]	Sensor data read from external I <sup>2</sup> C devices via the I <sup>2</sup> C master interface. The data
		stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-
		4)_CTRL registers

## 12.40 EXT\_SLV\_SENS\_DATA\_08

Name: EXT\_SLV\_SENS\_DATA\_08

Address: 67 (43h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_08[7:0]	Sensor data read from external I <sup>2</sup> C devices via the I <sup>2</sup> C master interface. The data
		stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-
		4)_CTRL registers

## 12.41 EXT\_SLV\_SENS\_DATA\_09

Name: EXT\_SLV\_SENS\_DATA\_09

Address: 68 (44h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

L			
	BIT	NAME	FUNCTION
	7:0	EXT_SLV_SENS_DATA_09[7:0]	Sensor data read from external I <sup>2</sup> C devices via the I <sup>2</sup> C master interface. The data stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-4) CTRL registers

## 12.42 EXT\_SLV\_SENS\_DATA\_10

Name: EXT\_SLV\_SENS\_DATA\_10

Address: 69 (45h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_10[7:0]	Sensor data read from external I <sup>2</sup> C devices via the I <sup>2</sup> C master interface. The data
		stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-
		4)_CTRL registers



## 12.43 EXT\_SLV\_SENS\_DATA\_11

Name: EXT\_SLV\_SENS\_DATA\_11

Address: 70 (46h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

E	3IT	NAME	FUNCTION
7	7:0	EXT_SLV_SENS_DATA_11[7:0]	Sensor data read from external I <sup>2</sup> C devices via the I <sup>2</sup> C master interface. The data stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-4)_CO-40_
			4) CTRL registers

## 12.44 EXT\_SLV\_SENS\_DATA\_12

Name: EXT\_SLV\_SENS\_DATA\_12

Address: 71 (47h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_12[7:0]	Sensor data read from external I <sup>2</sup> C devices via the I <sup>2</sup> C master interface. The data
		stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-4)_CTRL registers

## 12.45 EXT\_SLV\_SENS\_DATA\_13

Name: EXT\_SLV\_SENS\_DATA\_13

Address: 72 (48h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_13[7:0]	Sensor data read from external I <sup>2</sup> C devices via the I <sup>2</sup> C master interface. The data
		stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-
		4) CTRL registers

## 12.46 EXT\_SLV\_SENS\_DATA\_14

Name: EXT\_SLV\_SENS\_DATA\_14

Address: 73 (49h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_14[7:0]	Sensor data read from external I <sup>2</sup> C devices via the I <sup>2</sup> C master interface. The data stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-4)_CTRL registers

#### 12.47 EXT\_SLV\_SENS\_DATA\_15

Name: EXT\_SLV\_SENS\_DATA\_15

Address: 74 (4Ah) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_15[7:0]	Sensor data read from external I <sup>2</sup> C devices via the I <sup>2</sup> C master interface. The data
		stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-
		4)_CTRL registers



## 12.48 EXT\_SLV\_SENS\_DATA\_16

Name: EXT\_SLV\_SENS\_DATA\_16

Address: 75 (4Bh) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

heset value. 0x00		value. UXUU	
	BIT	NAME	FUNCTION
	7:0	EXT_SLV_SENS_DATA_16[7:0]	Sensor data read from external I <sup>2</sup> C devices via the I <sup>2</sup> C master interface. The data stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-4)_CSLV(0-4
			4) CTRL registers

## 12.49 EXT\_SLV\_SENS\_DATA\_17

Name: EXT\_SLV\_SENS\_DATA\_17

Address: 76 (4Ch)
Type: USR0
Bank: 0
Serial IF: R
Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_17[7:0]	Sensor data read from external I <sup>2</sup> C devices via the I <sup>2</sup> C master interface. The data
		stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-
		4)_CTRL registers

## 12.50 EXT\_SLV\_SENS\_DATA\_18

Name: EXT\_SLV\_SENS\_DATA\_18

Address: 77 (4Dh) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_18[7:0]	Sensor data read from external I <sup>2</sup> C devices via the I <sup>2</sup> C master interface. The data
		stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-
		4)_CTRL registers

# 12.51 EXT\_SLV\_SENS\_DATA\_19

Name: EXT\_SLV\_SENS\_DATA\_19

Address: 78 (4Eh)
Type: USR0
Bank: 0
Serial IF: R
Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_19[7	Sensor data read from external I <sup>2</sup> C devices via the I <sup>2</sup> C master interface. The
	:0]	data stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and
		I2C_SLV(0-4)_CTRL registers



## 12.52 EXT\_SLV\_SENS\_DATA\_20

Name: EXT\_SLV\_SENS\_DATA\_20

Address: 79 (4Fh) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

	Tuluci oxoo	
BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_20[7:0]	Sensor data read from external I <sup>2</sup> C devices via the I <sup>2</sup> C master interface. The data stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and
		4) CTRL registers

## 12.53 EXT\_SLV\_SENS\_DATA\_21

Name: EXT\_SLV\_SENS\_DATA\_21

Address: 80 (50h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

	BIT	NAME	FUNCTION
ſ	7:0	EXT_SLV_SENS_DATA_21[7:0]	Sensor data read from external I <sup>2</sup> C devices via the I <sup>2</sup> C master interface. The data
			stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-
			4) CTRL registers

# 12.54 EXT\_SLV\_SENS\_DATA\_22

Name: EXT\_SLV\_SENS\_DATA\_22

Address: 81 (51h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_22[7:0]	Sensor data read from external I <sup>2</sup> C devices via the I <sup>2</sup> C master interface. The data
		stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-
		4)_CTRL registers

# 12.55 EXT\_SLV\_SENS\_DATA\_23

Name: EXT\_SLV\_SENS\_DATA\_23

Address: 82 (52h) Type: USR0 Bank: 0 Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	EXT_SLV_SENS_DATA_23[7:0]	Sensor data read from external I <sup>2</sup> C devices via the I <sup>2</sup> C master interface. The data
		stored is controlled by the I2C_SLV(0-4)_ADDR, I2C_SLV(0-4)_REG, and I2C_SLV(0-
		4) CTRL registers



## 12.56 FIFO\_EN\_1

Name: FIFO\_EN\_1 Address: 102 (66h) Type: USR0 Bank: 0 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:4	-	Reserved
3	SLV_3_FIFO_EN	1 – write EXT_SENS_DATA registers associated to SLV_3 (as determined by I2C_SLV2_CTRL, I2C_SLV1_CTRL, and I2C_SL20_CTRL) to the FIFO at the sample rate; 0 – function is disabled
2	SLV_2_FIFO_EN	1 – write EXT_SENS_DATA registers associated to SLV_2 (as determined by I2C_SLV0_CTRL, I2C_SLV1_CTRL, and I2C_SL20_CTRL) to the FIFO at the sample rate; 0 – function is disabled
1	SLV_1_FIFO_EN	1 – write EXT_SENS_DATA registers associated to SLV_1 (as determined by I2C_SLV0_CTRL and I2C_SLV1_CTRL) to the FIFO at the sample rate; 0 – function is disabled
0	SLV_0_FIFO_EN	1 – write EXT_SENS_DATA registers associated to SLV_0 (as determined by I2C_SLV0_CTRL) to the FIFO at the sample rate; 0 – function is disabled

# 12.57 FIFO\_EN\_2

Name: FIFO\_EN\_2 Address: 103 (67h) Type: USR0 Bank: 0 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:5	-	Reserved
4	ACCEL_FIFO_EN	1 – write ACCEL_XOUT_H, ACCEL_XOUT_L, ACCEL_YOUT_H, ACCEL_YOUT_L,
		ACCEL_ZOUT_H, and ACCEL_ZOUT_L to the FIFO at the sample rate;
		0 – function is disabled
3	GYRO_Z_FIFO_EN	1 – Write GYRO_ZOUT_H and GYRO_ZOUT_L to the FIFO at the sample rate
		0 – function is disabled
2	GYRO_Y_FIFO_EN	1 – Write GYRO_YOUT_H and GYRO_YOUT_L to the FIFO at the sample rate
		0 – function is disabled
1	GYRO_X_FIFO_EN	1 – Write GYRO_XOUT_H and GYRO_XOUT_L to the FIFO at the sample rate
		0 – function is disabled
0	TEMP_FIFO_EN	1 – Write TEMP_OUT_H and TEMP_OUT_L to the FIFO at the sample rate
		0 – function is disabled

# 12.58 FIFO\_RST

Name: FIFO\_RST Address: 104 (68h) Type: USR0 Bank: 0 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:5	-	Reserved
4:0	FIFO_RESET[4:0]	S/W FIFO reset. Assert and hold to set FIFO size to 0. Assert and de-assert to reset FIFO.



## 12.59 FIFO\_MODE

Name: FIFO\_MODE Address: 105 (69h) Type: USR0 Bank: 0 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:5	-	Reserved
4:0	FIFO_MODE[4:0]	0 - Stream
		1 - Snapshot
		When set to '1', when the FIFO is full, additional writes will not be written to FIFO.
		When set to '0', when the FIFO is full, additional writes will be written to the FIFO,
		replacing the oldest data.

## 12.60 FIFO COUNTH

Name: FIFO\_COUNTH Address: 112 (70h) Type: USR0 Bank: 0

Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:5	-	Reserved
4:0	FIFO_CNT[12:8]	High Bits, count indicates the number of written bytes in the FIFO.
		Reading this byte latches the data for both FIFO_COUNTH, and FIFO_COUNTL.

#### 12.61 FIFO COUNTL

Name: FIFO\_COUNTL Address: 113 (71h) Type: USR0 Bank: 0 Serial IF: R

Serial IF: R Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	FIFO_CNT[7:0]	Low bits, count indicates the number of written bytes in the FIFO.

## 12.62 FIFO\_R\_W

Name: FIFO\_R\_W Address: 114 (72h) Type: USR0 Bank: 0

Serial IF: R/W

Keset	Reset Value: 0x00	
BIT	NAME	FUNCTION
7:0	FIFO_R_W[7:0]	Reading from or writing to this register actually reads/writes the FIFO. For example, to write a byte to the FIFO, write the desired byte value to FIFO_R_W[7:0]. To read a byte from the FIFO, perform a register read operation and access the result in FIFO_R_W[7:0].



## 12.63 DATA\_RDY\_STATUS

Name: DATA\_RDY\_STATUS Address: 116 (74h)

Type: USR0 Bank: 0 Serial IF: R/C Reset Value: 0x00

BIT	NAME	FUNCTION
7	WOF_STATUS	Wake on FSYNC interrupt status. Cleared on read.
6:4	-	Reserved.
3:0	RAW_DATA_RDY[3:0]	Data from sensors is copied to FIFO or SRAM.
		Set when sequence controller kicks off on a sensor data load. Only bit 0 is relevant in
		a single FIFO configuration. Cleared on read.

# 12.64 FIFO\_CFG

Name: FIFO\_CFG Address: 118 (76h) Type: USR0 Bank: 0 Serial IF: R/W

Reset	Reset Value: 0x00	
BIT	NAME	FUNCTION
7:1	-	Reserved
0	FIFO_CFG	This bit should be set to 1 if interrupt status for each sensor is required.

## 12.65 REG\_BANK\_SEL

Name: REG\_BANK\_SEL Address: 127 (7Fh)

Type: ALL Bank: 0 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION	
7:6	-	Reserved	
5:4	USER_BANK[1:0]	Use the following values in this bit-field to select a USER BANK	
		0: Select USER BANK 0	
		1: Select USER BANK 1	
		2: Select USER BANK 2	
		3: Select USER BANK 3	
3:0	-	Reserved	•



# 13 USR BANK 1 REGISTER MAP – DESCRIPTIONS

This section describes the function and contents of each register within USR Bank 1.

**Note:** The device will come up in sleep mode upon power-up.

#### 13.1 SELF TEST X GYRO

Name: SELF\_TEST\_X\_GYRO Address: 2 (02h) Type: USR1 Bank: 1 Serial IF: R/W Reset Value: 0x00

	Talaci oxoo	
BIT	NAME	FUNCTION
7:0	XG_ST_DATA[7:0]	The value in this register indicates the self-test output generated during
		manufacturing tests. This value is to be used to check against subsequent self-test
		outputs performed by the end user.

# 13.2 SELF\_TEST\_Y\_GYRO

Name: SELF\_TEST\_Y\_GYRO

Address: 3 (03h) Type: USR1 Bank: 1 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	YG_ST_DATA[7:0]	The value in this register indicates the self-test output generated during
		manufacturing tests. This value is to be used to check against subsequent self-test
		outputs performed by the end user.

#### 13.3 SELF\_TEST\_Z\_GYRO

Name: SELF\_TEST\_Z\_GYRO

Address: 4 (04h) Type: USR1 Bank: 1 Serial IF: R/W Reset Value: 0x00s

BIT	NAME	FUNCTION
7:0	ZG_ST_DATA[7:0]	The value in this register indicates the self-test output generated during
		manufacturing tests. This value is to be used to check against subsequent self-test
		outputs performed by the end user.

## 13.4 SELF\_TEST\_X\_ACCEL

Name: SELF\_TEST\_X\_ACCEL Address: 14 (0Eh) Type: USR1

Bank: 1
Serial IF: R/W
Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	XA_ST_DATA[7:0]	Contains self-test data for the X Accelerometer.



## 13.5 SELF\_TEST\_Y\_ACCEL

Name: SELF\_TEST\_Y\_ACCEL

Address: 15 (0Fh) Type: USR1 Bank: 1 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	YA_ST_DATA[7:0]	Contains self-test data for the Y Accelerometer.

#### 13.6 SELF TEST Z ACCEL

Name: SELF\_TEST\_Z\_ACCEL

Address: 16 (10h) Type: USR1 Bank: 1 Serial IF: R/W Reset Value: 0x00

Neset	Value: Oxoo	
BIT	NAME	FUNCTION
7:0	ZA_ST_DATA[7:0]	Contains self-test data for the Z Accelerometer.

#### 13.7 XA OFFS H

Name: XA\_OFFS\_H Address: 20 (14h) Type: USR1 Bank: 1

Serial IF: R/W

Reset Value: Trimmed on a per-part basis for optimal performance

BIT	NAME	FUNCTION
7:0	XA OFFS[14:7]	Upper bits of the X accelerometer offset cancellation.

## 13.8 XA\_OFFS\_L

Name: XA\_OFFS\_L Address: 21 (15h) Type: USR1 Bank: 1 Serial IF: R/W

Reset Value: Trimmed on a per-part basis for optimal performance

The state of the s		and the optimizer personners
BIT	NAME	FUNCTION
7:1	XA_OFFS[6:0]	Lower bits of the X accelerometer offset cancellation.
0	-	Reserved

## 13.9 YA\_OFFS\_H

Name: YA\_OFFS\_H Address: 23 (17h) Type: USR1 Bank: 1 Serial IF: R/W

Reset Value: Trimmed on a per-part basis for optimal performance

BIT	NAME	FUNCTION
7:0	YA_OFFS[14:7]	Upper bits of the Y accelerometer offset cancellation.



## 13.10YA\_OFFS\_L

Name: YA\_OFFS\_L Address: 24 (18h) Type: USR1 Bank: 1 Serial IF: R/W

Reset Value: Trimmed on a per-part basis for optimal performance

BIT	NAME	FUNCTION
7:1	YA_OFFS[6:0]	Lower bits of the Y accelerometer offset cancellation.
0	-	Reserved

## 13.11ZA OFFS H

Name: ZA\_OFFS\_H Address: 26 (1Ah) Type: USR1 Bank: 1 Serial IF: R/W

Reset Value: Trimmed on a per-part basis for optimal performance

BIT	NAME	FUNCTION
7:0	ZA OFFS[14:7]	Upper bits of the Z accelerometer offset cancellation.

#### 13.12ZA OFFS L

Name: ZA\_OFFS\_L Address: 27 (1Bh) Type: USR1 Bank: 1 Serial IF: R/W

Reset Value: Trimmed on a per-part basis for optimal performance

BIT	NAME	FUNCTION
7:1	ZA_OFFS[6:0]	Lower bits of the Z accelerometer offset cancellation.
0	-	Reserved

# 13.13 TIMEBASE\_CORRECTION\_PLL

Name: TIMEBASE\_CORRECTION\_PLL

Address: 40 (28h) Type: USR1 Bank: 1 Serial IF: R/W Reset Value: 0x00

Reset value. 0x00			
	BIT	NAME	FUNCTION
	7:0	TBC PLL[7:0]	System PLL clock period error (signed, [-10%, +10%])

#### 13.14 REG\_BANK\_SEL

Name: REG\_BANK\_SEL Address: 127 (7Fh)

Type: Bank: 1 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION			
7:6	-	Reserved			
5:4	USER_BANK[1:0]	Use the following values in this bit-field to select a USER BANK			
		0: Select USER BANK 0			
		1: Select USER BANK 1			
		2: Select USER BANK 2			
		3: Select USER BANK 3			
3:0	-	Reserved			



# 14 USR BANK 2 REGISTER MAP – DESCRIPTIONS

This section describes the function and contents of each register within USR Bank 2.

**Note:** The device will come up in sleep mode upon power-up.

#### 14.1 GYRO SMPLRT DIV

Name: GYRO\_SMPLRT\_DIV Address: 0 (00h) Type: USR2 Bank: 2 Serial IF: R/W Reset Value: 0x00

IIC3C1	Value: Oxoo		
BIT	NAME	FUNCTION	
7:0	GYRO_SMPLRT_DIV[7:0]	Gyro sample rate divider. Divides the internal sample rate to generate the sample	
		rate that controls sensor data output rate, FIFO sample rate, and DMP sequence rate.	
		<b>Note</b> : This register is only effective when FCHOICE = 1'b1 (FCHOICE_B register bit is 1'b0), and	
		(0 < DLPF_CFG < 7).	
		ODR is computed as follows:	
		1.1 kHz/(1+GYRO_SMPLRT_DIV[7:0])	

## 14.2 GYRO\_CONFIG\_1

Name: GYRO\_CONFIG\_1

Address: 1 (01h) Type: USR2 Bank: 2 Serial IF: R/W Reset Value: 0x01

BIT	NAME	FUNCTION			
7:6	-	Reserved			
5:3	GYRO_DLPFCFG[2:0]	Gyro low pass filter configuration as shown in the table below			
2:1	GYRO_FS_SEL[1:0]	Gyro Full Scale Select:			
		$00 = \pm 250 \text{ dps}$			
		01= ±500 dps			
		$10 = \pm 1000 \text{ dps}$			
		11 = ±2000 dps			
0	GYRO_FCHOICE	0 – bypass gyro DLPF			
		1 – enable gyro DLPF			

The gyroscope DLPF is configured by GYRO\_DLPFCFG, when GYRO\_FCHOICE = 1. The gyroscope data is filtered according to the value of GYRO\_DLPFCFG and GYRO\_FCHOICE as shown in the table below.

		Output			
GYRO_FCHOICE	GYRO_DLPFCFG	3dB BW [Hz]	NBW [Hz]	Rate [Hz]	
0	х	12106	12316	9000	
1	0	196.6	229.8	1125/(1+GYRO_SMPLRT_DIV)Hz where GYRO_SMPLRT_DIV is 0, 1, 2,255	
1	1	151.8	187.6	1125/(1+GYRO_SMPLRT_DIV)Hz where GYRO_SMPLRT_DIV is 0, 1, 2,255	
1	2	119.5	154.3	1125/(1+GYRO_SMPLRT_DIV)Hz where GYRO_SMPLRT_DIV is 0, 1, 2,255	
1	3	51.2	73.3	1125/(1+GYRO_SMPLRT_DIV)Hz where GYRO_SMPLRT_DIV is 0, 1, 2,255	
1	4	23.9	35.9	1125/(1+GYRO_SMPLRT_DIV)Hz where GYRO_SMPLRT_DIV is 0, 1, 2,255	
1	5	11.6	17.8	1125/(1+GYRO_SMPLRT_DIV)Hz where GYRO_SMPLRT_DIV is 0, 1, 2,255	
1	6	5.7	8.9	1125/(1+GYRO_SMPLRT_DIV)Hz where GYRO_SMPLRT_DIV is 0, 1, 2,255	
1	7	361.4	376.5	1125/(1+GYRO_SMPLRT_DIV)Hz where GYRO_SMPLRT_DIV is 0, 1, 2,255	



## 14.3 GYRO\_CONFIG\_2

Name: GYRO\_CONFIG\_2 Address: 2 (02h)

Type: USR2 Bank: 2 Serial IF: R/W Reset Value: 0x00

ILC3C1	ct value. 0x00				
BIT	NAME	FUNCTION			
7:6	-	Reserved			
5	XGYRO_CTEN	X Gyro self-test enable			
4	YGYRO_CTEN	Y Gyro self-test enable			
3	ZGYRO_CTEN	Z Gyro self-test enable			
2:0	GYRO_AVGCFG[2:0]	Averaging filter configuration settings for low-power mode			
		0: 1x averaging			
		1: 2x averaging			
		2: 4x averaging			
		3: 8x averaging			
		4: 16x averaging			
		5: 32x averaging			
		6: 64x averaging			
		7: 128x averaging			

The following table lists the gyroscope filter bandwidths available in the low-power mode of operation. In the low-power mode of operation, the gyroscope is duty-cycled.

	Averages	1x	2x	4x	8x	16x	32x	64x	128x
	GYRO_FCHOICE	1	1	1	1	1	1	1	1
	GYRO_AVGCFG	0	1	2	3	4	5	6	7
	Ton [ms]	1.15	1.59	2.48	4.26	7.82	14.93	29.15	57.59
	NBW [Hz]	773.5	469.8	257.8	134.8	68.9	34.8	17.5	8.8
	RMS Noise [dps-rms] TYP (based on gyroscope noise: 0.011dps/VHz)	0.31	0.24	0.18	0.13	0.09	0.06	0.05	0.03
GYRO_SMPLRT_DIV	ODR [Hz]			Currer	nt Consum	ption [m	A] TYP		
255	4.4	1.04	1.05	1.05	1.06	1.09	1.14	1.24	1.45
64	17.3	1.07	1.08	1.10	1.15	1.25	1.45	1.85	N/A
63	17.6	1.07	1.08	1.11	1.16	1.26	1.46	1.87	
32	34.1	1.10	1.12	1.17	1.27	1.47	1.86	N,	/A
31	35.2	1.10	1.13	1.18	1.28	1.48	1.89		
22	48.9	1.13	1.16	1.23	1.37	1.66	2.22		
16	66.2	1.16	1.21	1.30	1.49	1.88		N/A	
15	70.3	1.17	1.22	1.32	1.52	1.93			
10	102.3	1.23	1.30	1.45	1.74	2.34			
8	125.0	1.27	1.36	1.54	1.90		N	I/A	
7	140.6	1.30	1.40	1.60	2.01				
5	187.5	1.38	1.52	1.79	2.33				
4	225.0	1.45	1.62	1.94			N/A		
3	281.3	1.56	1.76	2.17					
2	375.0	1.74	2.00			N	I/A		



1	562.5	2.09	N/A

Note: Ton is the ON time for motion measurement when the gyroscope is in duty cycle mode.

## 14.4 XG\_OFFS\_USRH

Name: XG\_OFFS\_USRH Address: 3 (03h) Type: USR2 Bank: 2 Serial IF: R/W Reset Value: 0x00

	Reset Value: 0x00		
I	BIT	NAME	FUNCTION
ſ	7:0	X OFFS USER[15:8]	Upper byte of X gyro offset cancellation

## 14.5 XG\_OFFS\_USRL

Name: XG\_OFFS\_USRL Address: 4 (04h) Type: USR2 Bank: 2 Serial IF: R/W Reset Value: 0x00

Reset	Reset Value: 0x00		
BIT	NAME	FUNCTION	
7:0	X_OFFS_USER[7:0]	Lower byte of X gyro offset cancellation	

#### 14.6 YG\_OFFS\_USRH

Name: YG\_OFFS\_USRH Address: 5 (05h) Type: USR2 Bank: 2 Serial IF: R/W Reset Value: 0x00

Reset	Reset Value: 0x00		
BIT	NAME	FUNCTION	
7:0	Y OFFS USER[15:8]	Upper byte of Y gyro offset cancellation	

#### 14.7 YG OFFS USRL

Name: YG\_OFFS\_USRL Address: 6 (06h) Type: USR2 Bank: 2 Serial IF: R/W Reset Value: 0x00

Reset	Reset Value: UXUU		
BIT	NAME	FUNCTION	
7:0	Y_OFFS_USER[7:0]	Lower byte of Y gyro offset cancellation	

#### 14.8 ZG\_OFFS\_USRH

Name: ZG\_OFFS\_USRH Address: 7 (07h) Type: USR2 Bank: 2 Serial IF: R/W Reset Value: 0x00

reset	Neset Value. 0x00			
BIT	NAME	FUNCTION		
7:0	Z_OFFS_USER[15:8]	Upper byte of Z gyro offset cancellation		

#### 14.9 ZG OFFS USRL

Name: ZG\_OFFS\_USRL Address: 8 (08h) Type: USR2 Bank: 2 Serial IF: R/W

Reset Value: 0x00			
BIT	NAME	FUNCTION	



7:0	Z OFFS USER[7:0]	Lower byte of Z gyro offset cancellation

# 14.10 ODR\_ALIGN\_EN

Name: ODR\_ALIGN\_EN Address: 9 (09h) Type: USR2 Bank: 2 OTP: No Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION			
7:1	-	Reserved			
0	ODR_ALIGN_EN	0: Disables ODR start-time alignment			
		1: Enables ODR start-time alignment when any of the following registers is written			
		(with the same value or with different values): GYRO_SMPLRT_DIV,			
		ACCEL SMPLRT DIV 1, ACCEL SMPLRT DIV 2, I2C MST ODR CONFIG			

# 14.11 ACCEL\_SMPLRT\_DIV\_1

Name: ACCEL\_SMPLRT\_DIV\_1

Address: 16 (10h) Type: USR2 Bank: 2 Serial IF: R/W Reset Value: 0x00

	BIT	NAME	FUNCTION
Ī	7:4	-	Reserved
Ī	3:0	ACCEL_SMPLRT_DIV[11:8]	MSB for ACCEL sample rate div

## 14.12 ACCEL\_SMPLRT\_DIV\_2

Name: ACCEL\_SMPLRT\_DIV\_2

Address: 17 (11h) Type: USR2 Bank: 2 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION				
7:0	ACCEL_SMPLRT_DIV[7:0]	LSB for ACCEL sample rate div				
		ODR is computed as follows:				
		1.125 kHz/(1+ACCEL_SMPLRT_DIV[11:0])				



## 14.13 ACCEL\_INTEL\_CTRL

Name: ACCEL\_INTEL\_CTRL Address: 18 (12h)

Type: USR2 Bank: 2 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION	
7:2	-	Reserved	
1	ACCEL_INTEL_EN	Enable the WOM logic	
0	ACCEL_INTEL_MODE_INT	Selects WOM algorithm	
		1 = Compare the current sample with the previous sample.	
		0 = Initial sample is stored, all future samples are compared to the initial sample	

# 14.14 ACCEL\_WOM\_THR

Name: ACCEL\_WOM\_THR Address: 19 (13h)

Type: USR2
Bank: 2
Serial IF: R/W
Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	WOM_THRESHOLD[7:0]	This register holds the threshold value for the Wake on Motion Interrupt for ACCEL
		x/y/z axes. LSB = 4 mg. Range is 0 mg to 1020 mg

## 14.15 ACCEL\_CONFIG

Name: ACCEL\_CONFIG Address: 20 (14h) Type: USR2 Bank: 2

Serial IF: R/W Reset Value: 0x01

	tott ville. UNO1				
BIT	NAME	FUNCTION			
7:6	-	Reserved			
5:3	ACCEL_DLPFCFG[2:0]	Accelerometer low pass filter configuration as shown in the table below			
2:1	ACCEL_FS_SEL[1:0]	Accelerometer Full Scale Select:			
		00: ±2 <i>g</i>			
		1: ±4 <i>g</i>			
		D: ±8 <i>g</i>			
		11: ±16g			
0	ACCEL_FCHOICE	0: bypass accel DLPF			
		1: enable accel DLPF			

			Output		
ACCEL_FCHOICE	ACCEL_DLPFCFG	3dB BW [Hz]	NBW [Hz]	Rate [Hz]	
0	х	1209	1248	4500	
1	0	246.0	265.0	1125/(1+ACCEL_SMPLRT_DIV)Hz where ACCEL_SMPLRT_DIV is 0, 1, 2,4095	
1	1	246.0	265.0	1125/(1+ACCEL_SMPLRT_DIV)Hz where ACCEL_SMPLRT_DIV is 0, 1, 2,4095	
1	2	111.4	136.0	1125/(1+ACCEL_SMPLRT_DIV)Hz where ACCEL_SMPLRT_DIV is 0, 1, 2,4095	
1	3	50.4	68.8	1125/(1+ACCEL_SMPLRT_DIV)Hz where ACCEL_SMPLRT_DIV is 0, 1, 2,4095	
1	4	23.9	34.4	1125/(1+ACCEL_SMPLRT_DIV)Hz where ACCEL_SMPLRT_DIV is 0, 1, 2,4095	
1	5	11.5	17.0	1125/(1+ACCEL_SMPLRT_DIV)Hz where ACCEL_SMPLRT_DIV is 0, 1, 2,4095	



				Output	
ACCEL_FCHOICE	ACCEL_DLPFCFG	3dB BW [Hz]	NBW [Hz]	Rate [Hz]	
1	6	5.7	8.3	1125/(1+ACCEL_SMPLRT_DIV)Hz where ACCEL_SMPLRT_DIV is 0, 1, 2,4095	
1	7	473	499	1125/(1+ACCEL_SMPLRT_DIV)Hz where ACCEL_SMPLRT_DIV is 0, 1, 2,4095	

The data rate out of the DLPF filter block can be further reduced by a factor of 1.125 kHz/(1+ACCEL\_SMPLRT\_DIV[11:0]) where ACCEL\_SMPLRT\_DIV is a 12-bit integer.

# 14.16 ACCEL\_CONFIG\_2

Name: ACCEL\_CONFIG\_2 Address: 21 (15h) Type: USR2 Bank: 2

Bank: 2 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION	
7:5	-	Reserved	
4	AX_ST_EN_REG	X Accel self-test enable	
3	AY_ST_EN_REG	Y Accel self-test enable	
2	AZ_ST_EN_REG	Z Accel self-test enable	
1:0	DEC3_CFG[1:0]	Controls the number of samples averaged in the accelerometer decimator:	
		0: average 1 or 4 samples depending on ACCEL_FCHOICE (see table below)	
		1: average 8 samples	
		2: average 16 samples	
		3: average 32 samples	

The following table lists the accelerometer filter bandwidths available in the low-power mode of operation. In the low-power mode of operation, the accelerometer is duty-cycled.

	Averages	1x	4x	8x	16x	32x
	ACCEL_FCHOICE	0	1	1	1	1
	ACCEL_DLPFCFG	х	7	7	7	7
	DEC3_CFG	0	0	1	2	3
	Ton (ms)	0.821	1.488	2.377	4.154	7.71
	NBW (Hz)	1237.5	496.8	264.8	136.5	69.2
	RMS Noise [mg-rms] TYP (based on accelerometer noise: 190 µg/VHz)	6.7	4.2	3.1	2.2	1.6
ACCEL_SMPLRT_DIV	ODR [Hz]	Current Consumption [μA] TYP				
4095	0.27	6.2	6.3	6.5	6.9	7.6
2044	0.55	6.3	6.6	7.0	7.7	9.2
1022	1.1	6.7	7.2	8.0	9.4	12.3
513	2.2	7.3	8.4	9.9	12.8	18.6
255	4.4	8.7	10.9	13.8	19.7	31.4
127	8.8	11.4	15.8	21.6	33.3	56.7
63	17.6	16.8	25.6	37.3	60.7	107.5
31	35.2	27.6	45.2	68.6	115.3	208.9
22	48.9	36.1	60.5	93.0	158.1	288.3
15	70.3	49.2	84.3	131.1	224.7	411.9



10	102.3	68.9	119.9	188.0	324.1	596.3
7	140.6	92.4	162.7	256.3	443.3	N/A
5	187.5	121.2	214.9			
3	281.3	178.9	319.3		N/A	
1	562.5	351.7		N,	/A	

**Note**: Ton is the ON time for motion measurement when the accelerometer is in duty cycle mode.

# 14.17 FSYNC\_CONFIG

Name: FSYNC\_CONFIG Address: 82 (52h) Type: USR2 Bank: 2

Serial IF: R/W
Reset Value: 0x00

Reset	t Value: 0x00	
BIT	NAME	FUNCTION
7	DELAY_TIME_EN	0: Disables delay time measurement between FSYNC event and the first ODR event
		(after FSYNC event)
		1: Enables delay time measurement between FSYNC event and the first ODR event
		(after FSYNC event)
6	-	Reserved
5	WOF_DEGLITCH_EN	Enable digital deglitching of FSYNC input for Wake on FSYNC
4	WOF_EDGE_INT	0: FSYNC is a level interrupt for Wake on FSYNC
		1: FSYNC is an edge interrupt for Wake on FSYNC
		ACTL_FSYNC is used to set the polarity of the interrupt
3:0	EXT_SYNC_SET[3:0]	Enables the FSYNC pin data to be sampled.
		EXT_SYNC_SET FSYNC bit location
		0: Function disabled
		1: TEMP_OUT_L[0]
		2: GYRO_XOUT_L[0]
		3: GYRO_YOUT_L[0]
		4: GYRO_ZOUT_L[0]
		5: ACCEL_XOUT_L[0]
		6: ACCEL_YOUT_L[0]
		7: ACCEL ZOUT L[0]



## 14.18 TEMP\_CONFIG

Name: TEMP\_CONFIG Address: 83 (53h) Type: USR2 Bank: 2 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION		
2:0	TEMP_DLPFCFG[2:0]	Low pass filter configuration for temperature sensor as shown in the table below:		
		TEMP_DLPCFG<2:0>	Temp	Sensor
			NBW (Hz)	Rate (kHz)
		0	7932.0	9
		1	217.9	1.125
		2	123.5	1.125
		3	65.9	1.125
		4	34.1	1.125
		5	17.3	1.125
		6	8.8	Rate (kHz)
		7	7932.0	9

## 14.19 MOD\_CTRL\_USR

Name: MOD\_CTRL\_USR Address: 84 (54h) Type: USR2 Bank: 2 Serial IF: R/W Reset Value: 0x03

BIT	NAME	FUNCTION
7:1	-	Reserved
0	REG_LP_DMP_EN	Enable turning on DMP in Low Power Accelerometer mode.

# 14.20 REG\_BANK\_SEL

Name: REG\_BANK\_SEL Address: 127 (7Fh) Type: USR2 Bank: 2

Serial IF: R/W Reset Value: 0x00

	NESCE VALUE: 0X00		
BIT	NAME	FUNCTION	
7:6	-	Reserved	
5:4	USER_BANK[1:0]	Use the following values in this bit-field to select a USER BANK	
		0: Select USER BANK 0	
		1: Select USER BANK 1	
		2: Select USER BANK 2	
		3: Select USER BANK 3	
3:0	-	Reserved	



# 15 USR BANK 3 REGISTER MAP - DESCRIPTIONS

This section describes the function and contents of each register within USR Bank 3.

**Note:** The device will come up in sleep mode upon power-up.

## 15.1 I2C\_MST\_ODR\_CONFIG

Name: I2C\_MST\_ODR\_CONFIG Address: 0 (00h) Type: USR3 Bank: 3 Serial IF: R/W Reset Value: 0x00

Meset	Neset value. 0x00		
BIT	NAME	FUNCTION	
7:4	-	Reserved	
3:0	I2C_MST_ODR_CONFIG[3:0]	ODR configuration for external sensor when gyroscope and accelerometer are disabled. ODR is computed as follows:  1.1 kHz/(2^((odr_config[3:0])))  When gyroscope is enabled, all sensors (including I2C_MASTER) use the gyroscope ODR. If gyroscope is disabled then all sensors (including I2C_MASTER) use the accelerometer ODR.	

# 15.2 I2C\_MST\_CTRL

Name: I2C\_MST\_CTRL Address: 1 (01h) Type: USR3 Bank: 3 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7	MULT_MST_EN	Enables multi-master capability. When disabled, clocking to the I2C_MST_IF can be
		disabled when not in use and the logic to detect lost arbitration is disabled.
6:5	-	Reserved
4	I2C_MST_P_NSR	This bit controls the I <sup>2</sup> C Master's transition from one slave read to the next slave read.
		0 - there is a restart between reads.
		1 - there is a stop between reads.
3:0	I2C_MST_CLK[3:0]	Sets I <sup>2</sup> C master clock frequency as shown in the table below

I2C_MST_CLK	Nominal CLK Frequency [kHz]	Duty Cycle
0	370.29	50.00%
1	-	=
2	370.29	50.00%
3	432.00	50.00%
4	370.29	42.86%
5	370.29	50.00%
6	345.60	40.00%
7	345.60	46.67%
8	304.94	47.06%
9	432.00	50.00%
10	432.00	41.67%
11	432.00	41.67%
12	471.27	45.45%
13	432.00	50.00%
14	345.60	46.67%



I2C_MST_CLK	Nominal CLK Frequency [kHz]	Duty Cycle
15	345.60	46.67%

# 15.3 I2C\_MST\_DELAY\_CTRL

Name: I2C\_MST\_DELAY\_CTRL

Address: 2 (02h) Type: USR3 Bank: 3 Serial IF: R/W Reset Value: 0x00

Keset	value: 0x00	
BIT	NAME	FUNCTION
7	DELAY_ES_SHADOW	Delays shadowing of external sensor data until all data is received
6:5	-	Reserved
4	I2C_SLV4_DELAY_EN	When enabled, slave 4 will only be accessed 1/(1+I2C_SLC4_DLY) samples as
		determined by I2C_MST_ODR_CONFIG
3	I2C_SLV3_DELAY_EN	When enabled, slave 3 will only be accessed 1/(1+I2C_SLC4_DLY) samples as
		determined by I2C_MST_ODR_CONFIG
2	I2C_SLV2_DELAY_EN	When enabled, slave 2 will only be accessed 1/(1+I2C_SLC4_DLY) samples as
		determined by I2C_MST_ODR_CONFIG
1	I2C_SLV1_DELAY_EN	When enabled, slave 1 will only be accessed 1/(1+I2C_SLC4_DLY) samples as
		determined by I2C_MST_ODR_CONFIG
0	I2C_SLV0_DELAY_EN	When enabled, slave 0 will only be accessed 1/(1+I2C_SLC4_DLY) samples as
		determined by I2C_MST_ODR_CONFIG

# 15.4 I2C\_SLVO\_ADDR

Name: I2C\_SLV0\_ADDR Address: 3 (03h) Type: USR3 Bank: 3 Serial IF: R/W

Reset Value: 0x00

BIT	NAME	FUNCTION
7	I2C_SLV0_RNW	1 – Transfer is a read
		0 – Transfer is a write
6:0	I2C_ID_0[6:0]	Physical address of I <sup>2</sup> C slave 0

# 15.5 I2C\_SLV0\_REG

Name: I2C\_SLV0\_REG Address: 4 (04h) Type: USR3 Bank: 3 Serial IF: R/W

Reset	Reset Value: 0x00		
BIT	NAME	FUNCTION	
7:0	12C SLV0 REG[7:0]	I <sup>2</sup> C slave 0 register address from where to begin data transfer	



## 15.6 I2C\_SLV0\_CTRL

Name: I2C\_SLV0\_CTRL Address: 5 (05h) Type: USR3 Bank: 3 Serial IF: R/W Reset Value: 0x00

Neset	value. UXUU	
BIT	NAME	FUNCTION
7	I2C_SLV0_EN	1 – Enable reading data from this slave at the sample rate and storing data at the first
		available EXT_SENS_DATA register, which is always EXT_SENS_DATA_00 for I <sup>2</sup> C slave 0.
		0 – function is disabled for this slave
6	I2C_SLV0_BYTE_SW	1 – Swap bytes when reading both the low and high byte of a word. Note there is nothing to swap after reading the first byte if I2C_SLV0_REG[0] = 1, or if the last byte read has a register address lsb = 0.
		For example, if I2C_SLV0_REG = 0x1, and I2C_SLV0_LENG = 0x4:
		1) The first byte read from address 0x1 will be stored at EXT_SENS_DATA_00,
		2) the second and third bytes will be read and swapped, so the data read from address
		0x2 will be stored at EXT_SENS_DATA_02, and the data read from address 0x3 will be
		stored at EXT_SENS_DATA_01,
		3) The last byte read from address 0x4 will be stored at EXT_SENS_DATA_03
		O no swanning occurs butes are written in order road
		0 – no swapping occurs, bytes are written in order read.
5	I2C_SLV0_REG_DIS	When set, the transaction does not write a register value, it will only read data, or write data
4	I2C_SLVO_GRP	External sensor data typically comes in as groups of two bytes. This bit is used to
		determine if the groups are from the slave's register address 0 and 1, 2 and 3, etc., or if
		the groups are address 1 and 2, 3 and 4, etc.
		0 indicates slave register addresses 0 and 1 are grouped together (odd numbered
		register ends the group). 1 indicates slave register addresses 1 and 2 are grouped
		together (even numbered register ends the group). This allows byte swapping of
		registers that are grouped starting at any address.
3:0	I2C_SLV0_LENG[3:0]	Number of bytes to be read from I <sup>2</sup> C slave 0

# 15.7 I2C\_SLV0\_DO

Name: I2C\_SLV0\_DO Address: 6 (06h) Type: USR3 Bank: 3 Serial IF: R/W Reset Value: 0x00

Keset	Reset Value: UXUU	
BIT	NAME	FUNCTION
7:0	I2C_SLV0_DO[7:0]	Data out when slave 0 is set to write

# 15.8 I2C\_SLV1\_ADDR

Name: I2C\_SLV1\_ADDR Address: 7 (07h) Type: USR3 Bank: 3 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7	I2C_SLV1_RNW	1 – Transfer is a read
		0 – Transfer is a write
6:0	I2C ID 1[6:0]	Physical address of I <sup>2</sup> C slave 1



# 15.9 I2C\_SLV1\_REG

Name: I2C\_SLV1\_REG Address: 8 (08h) Type: USR3 Bank: 3 Serial IF: R/W Reset Value: 0x00

Reset		value: 0x00	
	BIT	NAME	FUNCTION
	7:0	I2C SLV1 REG[7:0]	I <sup>2</sup> C slave 1 register address from where to begin data transfer

# 15.1012C\_SLV1\_CTRL

Name: I2C\_SLV1\_CTRL Address: 9 (09h) Type: USR3 Bank: 3 Serial IF: R/W Reset Value: 0x00

Reset	set Value: 0x00		
BIT	NAME	FUNCTION	
7	I2C_SLV1_EN	1 – Enable reading data from this slave at the sample rate and storing data at the first available EXT_SENS_DATA register as determined by I2C_SLVO_EN and	
		I2C_SLVO_LENG.	
		0 – function is disabled for this slave	
6	I2C_SLV1_BYTE_SW	1 – Swap bytes when reading both the low and high byte of a word. Note there is nothing to swap after reading the first byte if I2C_SLV1_REG[0] = 1, or if the last byte read has a register address lsb = 0.	
		For example, if I2C_SLV0_EN = 0x1, and I2C_SLV0_LENG = 0x3 (to show swap has to do with I2C slave address not EXT_SENS_DATA address), and if I2C_SLV1_REG = 0x1, and I2C_SLV1_LENG = 0x4:	
		1) The first byte read from address 0x1 will be stored at EXT_SENS_DATA_03 (slave 0's data will be in EXT_SENS_DATA_00, EXT_SENS_DATA_01, and EXT_SENS_DATA_02),	
		2) the second and third bytes will be read and swapped, so the data read from address 0x2 will be stored at EXT_SENS_DATA_04, and the data read from address 0x3 will be stored at EXT_SENS_DATA_05,	
		3) The last byte read from address 0x4 will be stored at EXT_SENS_DATA_06	
		0 – no swapping occurs, bytes are written in order read.	
5	I2C_SLV1_REG_DIS	When set, the transaction does not write a register value, it will only read data, or write data	
4	I2C_SLV1_GRP	External sensor data typically comes in as groups of two bytes. This bit is used to determine if the groups are from the slave's register address 0 and 1, 2 and 3, etc., or if the groups are address 1 and 2, 3 and 4, etc.	
		0 indicates slave register addresses 0 and 1 are grouped together (odd numbered register ends the group). 1 indicates slave register addresses 1 and 2 are grouped	
		together (even numbered register ends the group). This allows byte swapping of	
		registers that are grouped starting at any address.	
3:0	I2C_SLV1_LENG[3:0]	Number of bytes to be read from I <sup>2</sup> C slave 1	



## 15.11 I2C\_SLV1\_DO

Name: I2C\_SLV1\_DO Address: 10 (0Ah) Type: USR3 Bank: 3 Serial IF: R/W

Re	Reset Value: 0x00	
BI	T NAME	FUNCTION
7:0	0 I2C_SLV1_DO[7:0]	Data out when slave 1 is set to write

## 15.1212C SLV2 ADDR

Name: I2C\_SLV2\_ADDR Address: 11 (0Bh) Type: USR3 Bank: 3 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7	I2C_SLV2_RNW	1 – Transfer is a read
		0 – Transfer is a write
6:0	I2C_ID_2[6:0]	Physical address of I <sup>2</sup> C slave 2

# 15.13 I2C\_SLV2\_REG

Name: I2C\_SLV2\_REG Address: 12 (0Ch) Type: USR3 Bank: 3

Bank: 3 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	I2C SLV2 REG[7:0]	I <sup>2</sup> C slave 2 register address from where to begin data transfer



## 15.14 I2C\_SLV2\_CTRL

Name: I2C\_SLV2\_CTRL Address: 13 (0Dh) Type: USR3 Bank: 3 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7	I2C_SLV2_EN	1 – Enable reading data from this slave at the sample rate and storing data at the first available EXT_SENS_DATA register as determined by I2C_SLV0_EN, I2C_SLV0_LENG, I2C_SLV1_EN and I2C_SLV1_LENG. 0 – function is disabled for this slave
6	I2C_SLV2_BYTE_SW	1 – Swap bytes when reading both the low and high byte of a word. Note there is nothing to swap after reading the first byte if I2C_SLV2_REG[0] = 1, or if the last byte read has a register address lsb = 0.  See I2C_SLV1_CTRL for an example.
		0 – no swapping occurs, bytes are written in order read.
5	I2C_SLV2_REG_DIS	When set, the transaction does not write a register value, it will only read data, or write data
4	I2C_SLV2_GRP	External sensor data typically comes in as groups of two bytes. This bit is used to determine if the groups are from the slave's register address 0 and 1, 2 and 3, etc., or if the groups are address 1 and 2, 3 and 4, etc.  0 indicates slave register addresses 0 and 1 are grouped together (odd numbered register ends the group). 1 indicates slave register addresses 1 and 2 are grouped together (even numbered register ends the group). This allows byte swapping of registers that are grouped starting at any address.
3:0	I2C SLV2 LENG[3:0]	Number of bytes to be read from I <sup>2</sup> C slave 2
	;	,

## 15.15 | 2C\_SLV2\_DO

Name: I2C\_SLV2\_DO Address: 14 (0Eh) Type: USR3 Bank: 3 Serial IF: R/W

 Reset Value: 0x00

 BIT
 NAME
 FUNCTION

 7:0
 I2C\_SLV2\_D0[7:0]
 Data out when slave 2 is set to write

# 15.16 | 12C\_SLV3\_ADDR

Name: I2C\_SLV3\_ADDR Address: 15 (0Fh) Type: USR3 Bank: 3 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7	I2C_SLV3_RNW	1 – Transfer is a read
		0 – Transfer is a write
6:0	I2C_ID_3[6:0]	Physical address of I <sup>2</sup> C slave 3



## 15.17 | 2C\_SLV3\_REG

Name: I2C\_SLV3\_REG Address: 16 (10h) Type: USR3 Bank: 3 Serial IF: R/W

Reset	Value: 0x00	
BIT	NAME	FUNCTION
7:0	I2C_SLV3_REG[7:0]	I <sup>2</sup> C slave 3 register address from where to begin data transfer

# 15.1812C\_SLV3\_CTRL

Name: I2C\_SLV3\_CTRL Address: 17 (11h) Type: USR3 Bank: 3 Serial IF: R/W

Reset	Reset Value: 0x00	
BIT	NAME	FUNCTION
7	I2C_SLV3_EN	1 – Enable reading data from this slave at the sample rate and storing data at the first available EXT_SENS_DATA register as determined by I2C_SLV0_EN, I2C_SLV0_LENG, I2C_SLV1_EN, I2C_SLV1_LENG, I2C_SLV2_EN and I2C_SLV2_LENG.  0 – function is disabled for this slave
6	I2C_SLV3_BYTE_SW	<ul> <li>1 – Swap bytes when reading both the low and high byte of a word. Note there is nothing to swap after reading the first byte if I2C_SLV3_REG[0] = 1, or if the last byte read has a register address lsb = 0.</li> <li>See I2C_SLV1_CTRL for an example.</li> </ul>
		0 – no swapping occurs, bytes are written in order read.
5	I2C_SLV3_REG_DIS	When set, the transaction does not write a register value, it will only read data, or write data
4	I2C_SLV3_GRP	External sensor data typically comes in as groups of two bytes. This bit is used to determine if the groups are from the slave's register address 0 and 1, 2 and 3, etc., or if the groups are address 1 and 2, 3 and 4, etc.  0 indicates slave register addresses 0 and 1 are grouped together (odd numbered register ends the group). 1 indicates slave register addresses 1 and 2 are grouped together (even numbered register ends the group). This allows byte swapping of registers that are grouped starting at any address.
3:0	I2C SLV3 LENG[3:0]	Number of bytes to be read from I <sup>2</sup> C slave 3

# 15.1912C\_SLV3\_DO

Name: I2C\_SLV3\_DO Address: 18 (12h) Type: USR3 Bank: 3 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	I2C SLV3 DO[7:0]	Data out when slave 3 is set to write



## 15.2012C\_SLV4\_ADDR

Name: I2C\_SLV4\_ADDR Address: 19 (13h) Type: USR3 Bank: 3 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7	I2C_SLV4_RNW	1 – Transfer is a read
		0 – Transfer is a write
6:0	I2C_ID_4[6:0]	Physical address of I <sup>2</sup> C slave 4

**Note**: The I<sup>2</sup>C Slave 4 interface can be used to perform only single byte read and write transactions.

#### 15.21 I2C SLV4 REG

Name: I2C\_SLV4\_REG Address: 20 (14h) Type: USR3 Bank: 3 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	I2C_SLV4_REG[7:0]	I <sup>2</sup> C slave 4 register address from where to begin data transfer

## 15.22 I2C\_SLV4\_CTRL

Name: I2C\_SLV4\_CTRL Address: 21 (15h) Type: USR3 Bank: 3 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7	I2C_SLV4_EN	1 – Enable data transfer with this slave at the sample rate. If read command, store
		data in I2C_SLV4_DI register, if write command, write data stored in I2C_SLV4_DO
		register. Bit is cleared when a single transfer is complete. Be sure to write
		I2C_SLV4_DO first
		0 – function is disabled for this slave
6	I2C_SLV4_INT_EN	1 – Enables the completion of the I <sup>2</sup> C slave 4 data transfer to cause an interrupt.
		0 – Completion of the I <sup>2</sup> C slave 4 data transfer will not cause an interrupt.
5	I2C_SLV4_REG_DIS	When set, the transaction does not write a register value, it will only read data, or
		write data
4:0	I2C_SLV4_DLY[4:0]	When enabled via the I2C_MST_DELAY_CTRL, those slaves will only be enabled
		every1/(1+I2C_SLV4_DLY) samples as determined by I2C_MST_ODR_CONFIG

# 15.23 I2C\_SLV4\_DO

Name: I2C\_SLV4\_DO Address: 22 (16h) Type: USR3 Bank: 3 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:0	I2C_SLV4_DO[7:0]	Data out when slave 4 is set to write



## 15.24 I2C\_SLV4\_DI

 Name: I2C\_SLV4\_DI

 Address: 23 (17h)

 Type: USR3

 Bank: 3

 Serial IF: R

 Reset Value: 0x00

 BIT
 NAME
 FUNCTION

 7:0
 I2C\_SLV4\_DI[7:0]
 Data read from I²C Slave 4.

# 15.25 REG\_BANK\_SEL

Name: REG\_BANK\_SEL Address: 127 (7Fh)

Type: Bank: 3 Serial IF: R/W Reset Value: 0x00

BIT	NAME	FUNCTION
7:6	-	Reserved
5:4	USER_BANK[1:0]	Use the following values in this bit-field to select a USER BANK
		0: Select USER BANK 0
		1: Select USER BANK 1
		2: Select USER BANK 2
		3: Select USER BANK 3
3:0	-	Reserved



# 16 REFERENCE

Please refer to "InvenSense MEMS Handling Application Note (AN-IVS-0002A-00)" for the following information:

- Manufacturing Recommendations
  - o Assembly Guidelines and Recommendations
  - o PCB Design Guidelines and Recommendations
  - o MEMS Handling Instructions
  - o ESD Considerations
  - o Reflow Specification
  - Storage Specifications
  - Package Marking Specification
  - o Tape & Reel Specification
  - o Reel & Pizza Box Label
  - Packaging
  - o Representative Shipping Carton Label
- Compliance
  - o Environmental Compliance
  - o DRC Compliance
  - Compliance Declaration Disclaimer



# 17 REVISION HISTORY

REVISION DATE	REVISION	DESCRIPTION
10/26/2016	1.0	Initial Release
11/02/2016	1.1	Minor cosmetic changes
10/23/2017	1.2	Minor section one fix. Logo update.



This information furnished by InvenSense, Inc. ("InvenSense") is believed to be accurate and reliable. However, no responsibility is assumed by InvenSense for its use, or for any infringements of patents or other rights of third parties that may result from its use. Specifications are subject to change without notice. InvenSense reserves the right to make changes to this product, including its circuits and software, in order to improve its design and/or performance, without prior notice. InvenSense makes no warranties, neither expressed nor implied, regarding the information and specifications contained in this document. InvenSense assumes no responsibility for any claims or damages arising from information contained in this document, or from the use of products and services detailed therein. This includes, but is not limited to, claims or damages based on the infringement of patents, copyrights, mask work and/or other intellectual property rights.

Certain intellectual property owned by InvenSense and described in this document is patent protected. No license is granted by implication or otherwise under any patent or patent rights of InvenSense. This publication supersedes and replaces all information previously supplied. Trademarks that are registered trademarks are the property of their respective companies. InvenSense sensors should not be used or sold in the development, storage, production or utilization of any conventional or mass-destructive weapons or for any other weapons or life threatening applications, as well as in any other life critical applications such as medical equipment, transportation, aerospace and nuclear instruments, undersea equipment, power plant equipment, disaster prevention and crime prevention equipment.

©2017 InvenSense. All rights reserved. InvenSense, MotionTracking, MotionProcessing, MotionProcessor, MotionFusion, MotionApps, DMP, AAR, and the InvenSense logo are trademarks of InvenSense, Inc. The TDK logo is a trademark of TDK Corporation. Other company and product names may be trademarks of the respective companies with which they are associated.



©2016—2017 InvenSense. All rights reserved.