Admin

Your system nearing completion -- exciting!

Interrupts

Today

Exceptional control flow



How to do this safely and correctly

Focus on low-level mechanisms today

Monday

Using interrupts as client

Coordination of activity

(exception and non-exception, multiple handlers)



Synchronous I/O

```
while (1) {
   char ch = keyboard_read_next();
   update_screen();
}
```

How long does it take to send a scan code?

It bits, clock rate I5kHz

How long does it take to update the screen?

What could go wrong?

Synchronous I/O

```
while (1) {
   char ch = keyboard_read_next();
   update_screen();
}
```


```
char arrives

read update_screen read ...

time ------
```

Synchronous I/O

```
while (1) {
   char ch = keyboard_read_next();
   update_screen();
}
```



The Problem

Ongoing and long-running computations (graphics, simulations, applications, ...) are keeping CPU occupied, but...


When an external event arises, need to respond immediately/quickly.

Consider: Why does your phone have a ringer/vibrate? What would you have to do to receive a call if it didn't?

Asynchronous processing

```
when a scancode arrives {
   add scancode to queue;
}
while (1) {
   dequeue next
   update_screen();
}
```


chars arrive, buffered for later processing



Hardware can help

```
int uart_getchar(void)
{
    while (!(uart->lsr & MINI_UART_LSR_RX_READY)) ;
    return uart->data & 0xFF;
}

void uart_putchar(int ch)
{
    while (!(uart->lsr & MINI_UART_LSR_TX_EMPTY)) ;
    uart->data = ch;
}
```



Asynchronous I/O (with HW help)

```
while (1) {
   dequeue next
   update_screen();
}
```

chars arrive, buffered in HW



Interrupts to the rescue!

Cause processor to pause what it's doing and instead execute interrupt code, return to original code when done

External events (peripherals, timer)

Internal events (bad memory access, software trigger)

Critical for responsive systems, hosted OS

Interrupts are essential and powerful, but getting them right requires using everything you've learned:

Architecture, assembly, linking, memory, C, peripherals, ...

code/button-blocking code/button-interrupt

Interrupted control flow

static int gCount;

```
void update_screen(void)
{
  console_clear();
  for (int i = 0; i < 10;
     console_printf("%d",
}

console_printf("%d",
}

return true;
}

return false;
}</pre>
```

23 23 23 23 23 23 24 24 24

Suspend current activity, execute other code, then resume, ... this will be tricky!

Interrupt mechanics

Somewhat analogous to function call

- Suspend currently executing code, save state
- Jump to handler code, process interrupt
- When finished, restore state and resume

Must adhere to conventions to avoid stepping on each other

- Consider: processor state, register use, memory
- Hardware support helps out

(different modes, banked registers)

Hardware support for interrupts

Processor executing in a particular "mode"

- Supervisor, interrupt, user, abort, ...
- Reset starts in supervisor mode (that's us!)
- Processor switches mode in response to interrupt

CPSR register tracks current mode, processor state

- Special instructions copy val to regular register to read/write

Banked registers

- unique sp and Ir per-mode (sometimes others, too)

Interrupt vector

- fixed location in memory jumped to on interrupt

ARM processor modes

User unprivileged

IRQ interrupt

FIQ fast interrupt


Supervisor privileged, entered on reset (this is us)

Abort memory access violation

Undefined undefined instruction

System privileged mode that shares user regs

CPSR



M[4:0]	Mode
b1000	User
	FIQ
b1001	IRQ
b1001	Superviso
	Abort
	Undefine
bIIII	System

Per-mode banked registers

Register	SVC	IRQ	
R0	R0	R0	
RI	RI	RI	
R2	R2	R2	
R3	R3	R3	
R4	R4	R4	
R5	R5	R5	
R6	R6	R6	
R7	R7	R7	
R8	R8	R8	
R9	R9	R9	
RIO	RIO	RIO	
fp	RII	RII	
ip	RI2	RI2	
sp	R13_svc	R13_irq	
lr	R14_svc	R14_irq	
рс	RI5 RI5		
CPSR	CPSR	CPSR	
SPSR	SPSR	SPSR	

	Modes						
Privileged modes—							
		Exception modes					
User	System	Supervisor	Abort	Undefined	Interrupt	Fast interrup	
R0	R0	R0	R0	R0	R0	R0	
R1	R1	R1	R1	R1	R1	R1	
R2	R2	R2	R2	R2	R2	R2	
R3	R3	R3	R3	R3	R3	R3	
R4	R4	R4	R4	R4	R4	R4	
R5	R5	R5	R5	R5	R5	R5	
R6	R6	R6	R6	R6	R6	R6	
R7	R7	R7	R7	R7	R7	R7	
R8	R8	R8	R8	R8	R8	R8_fiq	
R9	R9	R9	R9	R9	R9	R9_fiq	
R10	R10	R10	R10	R10	R10	R10_fiq	
R11	R11	R11	R11	R11	R11	R11_fiq	
R12	R12	R12	R12	R12	R12	R12_fiq	
R13	R13	R13_svc	R13_abt	R13_und	R13_irq	R13_fiq	
R14	R14	R14_svc	R14_abt	R14_und	R14_irq	R14_fiq	
PC	PC	PC	PC	PC	PC	PC	
CPSR	CPSR	CPSR	CPSR	CPSR	CPSR	CPSR	
	0.5	SPSR_svc	SPSR_abt	SPSR_und	SPSR_irq	SPSR_fiq	

ARM Interrupts

Address	Exception	Mode	
0x00000000	Reset	Supervisor	
0x00000004	Undefined instruction	Undefined	
0x00000008	Software Interrupt (SWI)	Supervisor	
0x0000000C	Prefetch Abort	Abort	
0x00000010	Data Abort	Abort	
0x00000018	IRQ (Interrupt)	IRQ	
0x0000001C	FIQ (Fast Interrupt)	IRQ	

Full memory map

0x8000000 svc stack heap .bss .rodata .data .text 0x8000 interrupt stack interrupt vectors 0x0000

When/how to init interrupt stack?

When/how to install vector table?

Install vectors

```
unsigned int *dst = _RPI_INTERRUPT_VECTOR_BASE;
unsigned int *src = &_vectors;
unsigned int n = &_vectors_end - &_vectors;

for (int i = 0; i < n; i++) {
    dst[i] = src[i];
}</pre>
```

Table has just one instruction per interrupt type Use that instruction to "vector" to code elsewhere

Relative vs absolute address

```
vectors:
vectors:
                                     ldr pc, abort_addr
    b abort asm
                                     ldr pc, abort_addr
      abort as
                                     ldr pc, abort_addr
                                     ldr pc, abort_addr
                                     ldr pc, abort_addr
            asm
                                     ldr pc, abort_addr
                                     ldr pc, interrupt_addr
                asm
       terr
                                     ldr pc, abort_addr
      abort_as.
    cors end:
                                     abort_addr:
                                                          .word abort_asm
                                     interrupt_addr:
                                                          .word interrupt_asm
                                 _vectors_end:
```

"position-independent code"

```
_vectors:
    ldr pc, abort_addr
    ldr pc, interrupt_addr
    ldr pc, abort_addr
    abort_addr:
                .word abort_asm
    interrupt_addr: .word interrupt_asm
_vectors_end:
```

Symbols _vectors and _vectors_end mark region to be copied

Interrupt, hardware-side

External event triggers interrupt. Processor response:

- Complete current instruction
- Change processor mode, save return address (PC+8) into LR of new mode, save CPSR into SPSR

Tricky! Needs to happen "simultaneously"...

- Further interrupts disabled until exit this mode
- Force pc address 0x18 (index 6 in vector table, IRQ)
- Software takes over

Interrupt, software-side

```
void interrupt_vector(unsigned int pc)
{
   // process interrupt in C code
}
```

Interrupt, software-side

Could we do steps above in C?

```
void interrupt_vector(unsigned int pc)
{
  // process interrupt in C code
}
```

Does this code have additional restrictions on what it must/cannot do?